

Saranyu Chattopadhyay

- Ph.D. Student in Electrical Engineering, admitted Autumn 2021
- Ph.D. Minor, Computer Science

Publications

PUBLICATIONS

- **LeGO: A Learning-Guided Obfuscation Framework for Hardware IP Protection** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Alaql, A., Chattopadhyay, S., Chakraborty, P., Hoque, T., Bhunia, S.
2022; 41 (4): 854-867
- **Proof Stitch: Proof Combination for Divide-and-Conquer SAT Solvers**
Nair, A., Chattopadhyay, S., Wu, H., Ozdemir, A., Barrett, C., Griggio, A., Rungta, N.
TU Wien Acad Press.2022: 84-88
- **A Conditionally Chaotic Physically Unclonable Function Design Framework with High Reliability** *ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS*
Chattopadhyay, S., Santikellur, P., Chakraborty, R., Mathew, J., Ottavi, M.
2021; 26 (6)
- **A-QED Verification of Hardware Accelerators**
Singh, E., Lonsing, F., Chattopadhyay, S., Strange, M., Wei, P., Zhang, X., Zhou, Y., Chen, D., Cong, J., Raina, P., Zhang, Z., Barrett, C., Mitra, et al
IEEE.2020
- **Cyclic Beneg Network based Logic Encryption for Mitigating SAT-Based Attacks**
Chattopadhyay, S., Chakraborty, R., IEEE
IEEE.2019: 567-75
- **Machine Learning Assisted Accurate Estimation of Usage Duration and Manufacturer for Recycled and Counterfeit Flash Memory Detection**
Chattopadhyay, S., Kumari, P., Ray, B., Chakraborty, R., IEEE
IEEE COMPUTER SOC.2019: 49-54
- **A novel technique for implementing reactance in spin domain using Spin Hall Effect** *MICROELECTRONICS JOURNAL*
Chattopadhyay, S.
2018; 79: 24-29
- **STT-MRAM for Low Power Access for Read-Intensive Parallel Deep-Learning Architectures**
Chattopadhyay, S., Brahma, K., Ray, A., Sharad, M., IEEE
IEEE.2017: 61-65