



Subhasish Mitra

William E. Ayer Professor of Electrical Engineering and Professor of Computer Science

CONTACT INFORMATION

- **Administrator**

Maria Hu - Administrative Associate

Email mariasal@stanford.edu

Tel (650) 723-1458

Bio

BIO

Subhasish Mitra holds the William E. Ayer Endowed Chair Professorship in the Departments of Electrical Engineering and Computer Science at Stanford University. He directs the Stanford Robust Systems Group, serves on the leadership team of the Microelectronics Commons AI Hardware Hub funded by the US CHIPS and Science Act, leads the Computation Focus Area of the Stanford SystemX Alliance, and is the Associate Chair (Faculty Affairs) of Computer Science. His research ranges across Robust Computing, NanoSystems, Electronic Design Automation (EDA), and Neurosciences. Results from his research group have influenced almost every contemporary electronic system and have inspired significant government and research initiatives in multiple countries. He has held several international academic appointments — the Carnot Chair of Excellence in NanoSystems at CEA-LETI in France, Invited Professor at EPFL in Switzerland, and Visiting Professor at the University of Tokyo in Japan. Prof. Mitra also has consulted for major technology companies including AMD (Xilinx), Cisco, Google, Intel, Merck (EMD Electronics), and Samsung.

In the field of Robust Computing, he has created many key approaches for circuit failure prediction, CASP on-line diagnostics, QED system validation, soft error resilience, and X-Compact test compression. Their adoption by industry is growing rapidly, in markets ranging from cloud computing to automotive systems, under various names (Silicon Lifecycle Management, Predictive Health Monitoring, In-System Test Architecture, In-field Scan, In-fleet Scan). His X-Compact approach has proven essential to cost-effective manufacturing and high-quality testing of almost all 21st century systems. X-Compact and its derivatives enabled billions of dollars of cost savings across the industry.

In the field of NanoSystems, with his students and collaborators, he demonstrated several firsts: the first NanoSystems hardware among all beyond-silicon nanotechnologies for energy-efficient computing (the carbon nanotube computer), the first 3D NanoSystem with computation immersed in data storage, the first published end-to-end computing systems using resistive memories (Resistive RAM-based non-volatile computing systems delivering 10-fold energy efficiency versus embedded flash), and the first monolithic 3D integration combining heterogeneous logic and memory technologies in silicon foundry. These received wide recognition: cover of NATURE, several Highlights to the US Congress, and highlight as "important scientific breakthrough" by news organizations worldwide.

Prof. Mitra's honors include the Harry H. Goode Memorial Award (by IEEE Computer Society for outstanding contributions in the information processing field), Newton Technical Impact Award in EDA (test-of-time honor by ACM SIGDA and IEEE CEDA), the University Researcher Award (by Semiconductor Industry Association and Semiconductor Research Corporation to recognize lifetime research contributions), the EDAA Achievement Award (by European Design and Automation Association, for outstanding lifetime contributions to electronic design, automation and testing), the Intel Achievement Award (Intel's highest honor), and the Distinguished Alumnus Award from the Indian Institute of Technology, Kharagpur. He and his students have published over 15 award-winning papers across 5 topic areas (technology, circuits, EDA, test, verification) at major venues including the Design Automation Conference, International Electron Devices Meeting, International Solid-State Circuits Conference, International Test Conference, Symposia on VLSI Technology/VLSI Circuits, and Formal Methods in Computer-Aided Design. Stanford undergraduates have honored him several times "for being important to them." He is a Fellow of the Association for Computing Machinery (ACM) and the Institute of Electrical and Electronics Engineers (IEEE), and a Foreign Member of Academia Europaea.

ACADEMIC APPOINTMENTS

- Professor, Electrical Engineering
- Professor, Computer Science
- Member, Bio-X
- Member, Wu Tsai Human Performance Alliance
- Member, Wu Tsai Neurosciences Institute

ADMINISTRATIVE APPOINTMENTS

- Associate Chair, Faculty Affairs, Department of Computer Science, Stanford University, (2021- present)

HONORS AND AWARDS

- Achievement Award, lifetime honor for outstanding contributions to design/design automation/testing, European Design and Automation Association (EDAA) (2025)
- Roger A. Haken Best Student Paper Award, IEEE International Electron Devices Meeting (with Stanford advisee) (2024)
- Top Picks in Hardware Security, IEEE (2024)
- Best Student Paper Award, Symposium on VLSI Technology (with Stanford advisees) (2023)
- Top Picks in Test and Reliability, IEEE (2023)
- William E. Ayer Endowed Chair Professorship, Stanford University (2023)
- Distinguished Alumnus Award, Indian Institute of Technology, Kharagpur (2022)
- Harry H. Goode Memorial Award, IEEE Computer Society (2022)
- Best Student Paper Award, Symposium on VLSI Circuits (with Stanford advisees) (2021)
- Foreign Member, Academia Europaea (2021)
- University Researcher Award for lifetime research contributions to the U.S. semiconductor industry, Jointly by Semiconductor Industry Association (SIA) and Semiconductor Research Corporation (SRC) (2021)
- Honorable Mention Paper, Formal Methods in Computer-Aided Design (2020)
- Humboldt Prize (Humboldt Research Award), Alexander von Humboldt Foundation, Germany (2019)
- Faculty Research Award, Google (2018)
- Ten Year Retrospective Most Influential Paper Award, IEEE International Conference on Computer-Aided Design (2018)
- Carnot Chair of Excellence in NanoSystems, CEA-LETI, Grenoble, France (2017-2020)
- Best of SELSE, IEEE International Conference on Dependable Systems and Networks (2016)
- Special recognition for carbon nanotube research, SEMI, the global microelectronics industry association (2016)

- Best Paper Award, IEEE International Test Conference (2015)
- Technical Excellence Award, Semiconductor Research Corporation (SRC) (2015)
- A. Richard Newton Technical Impact Award in Electronic Design Automation (test of time honor), ACM SIGDA & IEEE CEDA (2014)
- Fellow, Association for Computing Machinery (ACM) (2014)
- Fellow, Institute of Electrical and Electronics Engineers (IEEE) (2013)
- Jack Raper Award for Outstanding Technology Directions Paper, IEEE International Solid-State Circuits Conference (2013)
- Kavli Foundation Fellow, United States National Academy of Sciences (2013)
- World Economic Forum Young Scientist, World Economic Forum (2013)
- Chambers Faculty Scholar, Stanford School of Engineering (2011)
- Best Paper Award, IEEE VLSI Test Symposium (2010)
- Best Student Paper Award, IEEE International Test Conference (with Stanford advsees) (2010)
- Research Highlight, Communications of the ACM (2010)
- Honored by graduating seniors as a Stanford professor who had been important to them, Stanford University School of Engineering (2009-2021)
- Invited Participant, National Academy of Engineering, US Frontiers of Engineering Symposium (2009)
- Okawa Foundation Research Grant, Okawa Foundation for Information and Telecommunications, Japan (2009)
- Best Paper Award, ACM/IEEE Design Automation Conference (2008)
- Best Student Paper Award, Symposium on VLSI Technology (with Stanford advisees) (2008)
- Outstanding New Faculty Award, ACM SIGDA (2008)
- Presidential Early Career Award for Scientists and Engineers (PECASE), The White House, the United States government (2008)
- IBM Faculty Award, IBM (2006, 2007, 2008)
- Terman Fellow, Stanford University (2006)
- Best Paper Award, Intel Design and Test Technology Conference (2005)
- Divisional Recognition award (for Breakthrough Soft Error Protection Technology), Intel Corporation (2005)
- Donald O. Pederson Outstanding Paper Award, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2005)
- Inaugural S. Seshu Scholar Lecturer, Coordinated Science Laboratory, University of Illinois at Urbana-Champaign (2005)
- Intel Achievement Award, Intel's highest corporate honor, Intel Corporation (For the development and deployment of a breakthrough test compression technology) (2004)
- Divisional Recognition award, Intel Corporation (For Development and Proliferation of Industry Leading Response Compactor Design) (2002)
- Silver medal recipient for highest rank among all M. Tech students, Indian Institute of Technology, Kharagpur (1996)
- Cadence Fellowship, Indian Institute of Technology, Kharagpur (1994-1996)
- Gold medals for Rank 1 in engineering during all four years of undergraduate study, Jadavpur University, India (1994)

PROGRAM AFFILIATIONS

- Stanford SystemX Alliance

LINKS

- <https://rsg.stanford.edu/>: <https://rsg.stanford.edu/>

Publications

PUBLICATIONS

- **CLEAR Cross-Layer Resilience: A Retrospective** *IEEE DESIGN & TEST*

-
- Cheng, E., Cho, H., Mirkhani, S., Szafaryn, L., Abraham, J., Bose, P., Cher, C., Lilja, K., Skadron, K., Stan, M., Mitra, S.
2025; 42 (3): 74-85
- **Monolithic 3-D Integration of Diverse Memories: Resistive Switching (RRAM) and Gain Cell (GC) Memory Integrated on Si CMOS** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Liu, S., Radway, R. M., Wang, X., Moro, F., Nodin, J., Jana, K., Yan, L., Du, S., Upton, L. R., Chen, W., Kang, J., Chen, J., Li, et al
2025
 - **Three-Independent-Gate Transistors: The Swiss Army Knife of Devices [Special Section on 2025 IEEE Kirchhoff Award]** *IEEE CIRCUITS AND SYSTEMS MAGAZINE*
Cadareanu, P., Mitra, S., Amaru, L., Gaillardon, P.
2025; 25 (2): 17-22
 - **Omni 3D: BEOL-Compatible 3-D Logic With Omnipresent Power, Signal, and Clock** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Choi, S., Gilardi, C., Gutwin, P., Radway, R. M., Srimani, T., Mitra, S.
2025; 72 (4): 2038-2045
 - **MINOTAUR: A Posit-Based 0.42-0.50-TOPS/W Edge Transformer Inference and Training Accelerator** *IEEE JOURNAL OF SOLID-STATE CIRCUITS*
Prabhu, K., Radway, R. M., Yu, J., Bartolone, K., Giordano, M., Peddinghaus, F., Urman, Y., Khwa, W., Chih, Y., Chang, M., Mitra, S., Raina, P.
2025; 60 (4): 1311-1323
 - **Understanding responses to multi-electrode epiretinal stimulation using a biophysical model.** *Journal of neural engineering*
Vilkhu, R., Vasireddy, P., Kish, K. E., Gogliettino, A. R., Lotlikar, A., Hottowy, P., Dabrowski, W., Sher, A., Litke, A. M., Mitra, S., Chichilnisky, E. J.
2024
 - **VLSI Test and Trust Roundtable** *IEEE DESIGN & TEST*
Karri, R., Rajski, J., Aitken, R., Mitra, S., Tehranipoor, M. M.
2024; 41 (6): 84-94
 - **Precise control of neural activity using dynamically optimized electrical stimulation.** *eLife*
Shah, N. P., Phillips, A. J., Madugula, S., Lotlikar, A., Gogliettino, A. R., Hays, M. R., Grosberg, L., Brown, J., Dusi, A., Tandon, P., Hottowy, P., Dabrowski, W., Sher, et al
2024; 13
 - **Lossless Phonon Transition Through GaN-Diamond and Si-Diamond Interfaces** *ADVANCED ELECTRONIC MATERIALS*
Malakoutian, M., Woo, K., Rich, D., Mandia, R., Zheng, X., Kasperovich, A., Saraswat, D., Soman, R., Jo, Y., Pfeifer, T., Hwang, T., Aller, H., Kim, et al
2024
 - **Future Design Direction for SRAM Data Array: Hierarchical Subarray With Active Interconnect** *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS*
Liu, H., Gilardi, C., Salahuddin, S. M., Pei, Z., Schuddinck, P., Xiang, Y., Weckx, P., Hellings, G., Bardou, M., Ryckaert, J., Pan, C., Mitra, S., Catthoor, et al
2024
 - **EMBER: Efficient Multiple-Bits-Per-Cell Embedded RRAM Macro for High-Density Digital Storage** *IEEE JOURNAL OF SOLID-STATE CIRCUITS*
Levy, A., Upton, L. R., Scott, M. D., Rich, D., Khwa, W., Chih, Y., Chang, M., Mitra, S., Murmann, B., Raina, P.
2024
 - **Hybrid 2T nMOS/pMOS Gain Cell Memory With Indium-Tin-Oxide and Carbon Nanotube MOSFETs for Counteracting Capacitive Coupling** *IEEE ELECTRON DEVICE LETTERS*
Liu, S., Li, S., Lin, Q., Jana, K., Mitra, S., Wong, H., Toprasertpong, K.
2024; 45 (2): 188-191
 - **Faulty Function Extraction for Defective Circuits**
Nigh, C., Purdy, R., Li, W., Mitra, S., Blanton, R. D., IEEE
IEEE.2024
 - **Efficient Ultra-Dense 3D IC Power Delivery and Cooling Using 3D Thermal Scaffolding**
-

-
- Rich, D., Srimani, T., Malakoutian, M., Chowdhury, S., Mitra, S., ACM ASSOC COMPUTING MACHINERY.2024
- **Cooling future system-on-chips with diamond inter-tiers** *CELL REPORTS PHYSICAL SCIENCE*
Malakoutian, M., Kasperovich, A., Rich, D., Woo, K., Perez, C., Soman, R., Saraswat, D., Kim, J., Noshin, M., Chen, M., Vaziri, S., Bao, X., Shih, et al 2023; 4 (12)
 - **Band-to-Band Tunneling Leakage Current Characterization and Projection in Carbon Nanotube Transistors.** *ACS nano*
Lin, Q., Gilardi, C., Su, S. K., Zhang, Z., Chen, E., Bandaru, P., Kummel, A., Radu, I., Mitra, S., Pitner, G., Wong, H. P. 2023
 - **Effect of Back-Gate Dielectric on Indium Tin Oxide (ITO) Transistor Performance and Stability** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Daus, A., Hoang, L., Gilardi, C., Wahid, S., Kwon, J., Qin, S., Ko, J., Islam, M., Kumar, A., Neilson, K. M., Saraswat, K. C., Mitra, S., Wong, et al 2023; 70 (11): 5685-5689
 - **Micro/Nano Circuits and Systems Design and Design Automation: Challenges and Opportunities** *PROCEEDINGS OF THE IEEE*
Cauwenberghs, G., Cong, J., Hu, X., Joshi, S., Mitra, S., Porod, W., Wong, H. 2023; 111 (6): 561-574
 - **An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors** *IEEE TRANSACTIONS ON COMPUTERS*
Fadiheh, M., Wezel, A., Mueller, J., Bormann, J., Ray, S., Fung, J. M., Mitra, S., Stoffel, D., Kunz, W. 2023; 72 (1): 222-235
 - **PBA: Percentile-Based Level Allocation for Multiple-Bits-Per-Cell RRAM**
Wei, A., Levy, A., Yi, P., Radway, R. M., Raina, P., Mitra, S., Achour, S., IEEE IEEE.2023
 - **MC-ELMM: Multi-Chip Endurance-Limited Memory Management**
Bartolo, A. M., Aly, M., Michelogiannakis, G., Mitra, S., Assoc Computing Machinery ASSOC COMPUTING MACHINERY.2023
 - **Thermal Scaffolding for Ultra-Dense 3D Integrated Circuits**
Rich, D., Kasperovich, A., Malakoutian, M., Radway, R. M., Hagiwara, S., Yoshikawa, T., Chowdhury, S., Mitra, S., IEEE IEEE.2023
 - **EMBER: A 100 MHz, 0.86 mm², Multiple-Bits-per-Cell RRAM Macro in 40 nm CMOS with Compact Peripherals and 1.0 pJ/bit Read Circuitry**
Upton, L. R., Levy, A., Scott, M. D., Rich, D., Khwa, W., Chih, Y., Chang, M., Mitra, S., Raina, P., Murmann, B., IEEE IEEE.2023: 469-472
 - **G-QED: Generalized QED Pre-silicon Verification beyond Non-Interfering Hardware Accelerators**
Chattopadhyay, S., Devarajegowda, K., Zhao, B., Lonsing, F., D'Agostino, B. A., Vavelidou, I., Bhatt, V. D., Prebeck, S., Ecker, W., Trippel, C., Barrett, C., Mitra, S., IEEE IEEE.2023
 - **Efficient Modeling and Calibration of Multi-Electrode Stimuli for Epiretinal Implants**
Vasireddy, P. K., Gogliettino, A. R., Brown, J. B., Vilku, R. S., Madugula, S. S., Phillips, A. J., Mitra, S., Hottowy, P., Sher, A., Litke, A., Shah, N. P., Chichilnisky, E. J., IEEE IEEE.2023
 - **Partitioned Temporal Dithering for Efficient Epiretinal Electrical Stimulation**
Lotlikar, A., Shah, N. P., Gogliettino, A. R., Vilku, R., Madugula, S., Grosberg, L., Hottowy, P., Sher, A., Litke, A., Chichilnisky, E. J., Mitra, S., IEEE IEEE.2023
 - **Testbench on a Chip: A Yield Test Vehicle for Resistive Memory Devices**
Upton, L. R., Lallement, G., Scott, M. D., Taylor, J., Radway, R. M., Rich, D., Nelson, M., Mitra, S., Murmann, B., IEEE IEEE.2023: 576-582
 - **Ultra-Dense 3D Physical Design Unlocks New Architectural Design Points with Large Benefits**

- Srimani, T., Radway, R. M., Kim, J., Prabhu, K., Rich, D., Gilardi, C., Raina, P., Shulaker, M., Lim, S., Mitra, S.
edited by IEEE
IEEE.2023
- **Three-Dimensional Stacked Neural Network Accelerator Architectures for AR/VR Applications** *IEEE MICRO*
Yang, L., Radway, R., Chen, Y., Wu, T., Liu, H., Ansari, E., Chandra, V., Mitra, S., Beigne, E.
2022; 42 (6): 116-124
 - **Extended Scale Length Theory for Low-Dimensional Field-Effect Transistors** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Gilardi, C., Bennett, R. K. A., Yoon, Y., Pop, E., Wong, H., Mitra, S.
2022
 - **Bandgap Extraction at 10 K to Enable Leakage Control in Carbon Nanotube MOSFETs** *IEEE ELECTRON DEVICE LETTERS*
Lin, Q., Pitner, G., Gilardi, C., Su, S., Zhang, Z., Chen, E., Bandaru, P., Kummel, A., Wang, H., Passlack, M., Mitra, S., Wong, H.
2022; 43 (3): 490-493
 - **CHIMERA: A 0.92-TOPS, 2.2-TOPS/W Edge AI Accelerator With 2-MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference** *IEEE JOURNAL OF SOLID-STATE CIRCUITS*
Prabhu, K., Gural, A., Khan, Z. F., Radway, R. M., Giordano, M., Koul, K., Doshi, R., Kustin, J. W., Liu, T., Lopes, G. B., Turbiner, V., Khwa, W., Chih, et al
2022
 - **PEPR: Pseudo-Exhaustive Physically-Aware Region Testing**
Li, W., Nigh, C., Duvalsaint, D., Mitra, S., Blanton, R. D., IEEE Comp Soc
IEEE COMPUTER SOC.2022: 314-323
 - **RADAR: A Fast and Energy-Efficient Programming Technique for Multiple Bits-Per-Cell RRAM Arrays** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Le, B. Q., Levy, A., Wu, T. F., Radway, R. M., Hsieh, E., Zheng, X., Nelson, M., Raina, P., Wong, H., Wong, S., Mitra, S.
2021; 68 (9): 4397-4403
 - **Split-Chip Design to Prevent IP Reverse Engineering** *IEEE DESIGN & TEST*
Pagliarini, S., Sweeney, J., Mai, K., Blanton, S., Pileggi, L., Mitra, S.
2021; 38 (4): 109-118
 - **Illusion of large on-chip memory by networked computing chips for neural network inference** *NATURE ELECTRONICS*
Radway, R. M., Bartolo, A., Jolly, P. C., Khan, Z. F., Le, B. Q., Tandon, P., Wu, T. F., Xin, Y., Vianello, E., Vivet, P., Nowak, E., Wong, H., Aly, et al
2021
 - **Automatic Identification of Axon Bundle Activation for Epiretinal Prosthesis** *IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING*
Tandon, P., Bhaskhar, N., Shah, N., Madugula, S., Grosberg, L., Fan, V. H., Hottoway, P., Sher, A., Litke, A. M., Chichilnisky, E. J., Mitra, S.
2021; 29: 2496-2502
 - **Spatially Patterned Bi-electrode Epiretinal Stimulation for Axon Avoidance at Cellular Resolution.** *Journal of neural engineering*
Vilkhu, R. S., Madugula, S. S., Grosberg, L. E., Gogliettino, A. R., Hottoway, P., Dabrowski, W., Sher, A., Litke, A. M., Mitra, S., Chichilnisky, E. J.
2021
 - **Molybdenum oxide on carbon nanotube: Doping stability and correlation with work function** *JOURNAL OF APPLIED PHYSICS*
Park, R., Kim, H., Pitner, G., Neumann, C., Mitra, S., Wong, H.
2020; 128 (4)
 - **A Density Metric for Semiconductor Technology** *PROCEEDINGS OF THE IEEE*
Wong, H., Akarvardar, K., Antoniadis, D., Bokor, J., Hu, C., King-Liu, T., Mitra, S., Plummer, J. D., Salahuddin, S.
2020; 108 (4): 478-82
 - **Gap-free Processor Verification by S(2)QED and Property Generation**
Devarajegowda, K., Fadiheh, M., Singh, E., Barrett, C., Mitra, S., Ecker, W., Stoffel, D., Kunz, W.
edited by DiNatale, G., Bolchini, C., Vatajelu, E. I.
IEEE.2020: 526-31

- **Sensory Particles with Optical Telemetry**
Ganesan, K., Flores, T. A., Le, B. Q., Muratore, D. G., Patel, N., Mitra, S., Murmann, B., Palanker, D., IEEE
IEEE.2020
- **Cross-layer resilience** *CROSS-LAYER RELIABILITY OF COMPUTING SYSTEMS*
Cheng, E., Mitra, S.
edited by DiNatale, G., Gizopoulos, D., DiCarlo, S., Bosio, A., Canal, R.
2020; 57: 113-153
- **DECOY: Deflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual Property**
Chen, J., Zaman, M., Makris, Y., Blanton, R., Mitra, S., Schafer, B., IEEE
IEEE.2020
- **A Formal Approach for Detecting Vulnerabilities to Transient Execution Attacks in Out-of-Order Processors**
Fadiheh, M., Mueller, J., Brinkmann, R., Mitra, S., Stoffel, D., Kunz, W., IEEE
IEEE.2020
- **A-QED Verification of Hardware Accelerators**
Singh, E., Lonsing, F., Chattopadhyay, S., Strange, M., Wei, P., Zhang, X., Zhou, Y., Chen, D., Cong, J., Raina, P., Zhang, Z., Barrett, C., Mitra, et al
IEEE.2020
- **A Data-Compressive Wired-OR Readout for Massively Parallel Neural Recording**
Muratore, D., Tandon, P., Wootters, M., Chichilnisky, E. J., Mitra, S., Murmann, B.
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC.2019: 1128–40
- **Monolithic 3-D Integration** *IEEE MICRO*
Bishop, M. D., Wong, H., Mitra, S., Shulaker, M. M.
2019; 39 (6): 16–27
- **Hybrid Quick Error Detection: Validation and Debug of SoCs Through High-Level Synthesis** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Campbell, K., Lin, D., He, L., Yang, L., Gurumani, S. T., Rupnow, K., Mitra, S., Chen, D.
2019; 38 (7): 1345–58
- **Resistive RAM Endurance: Array-Level Characterization and Correction Techniques Targeting Deep Learning Applications** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Grossi, A., Vianello, E., Sabry, M. M., Barlas, M., Grenouillet, L., Coignus, J., Beigne, E., Wu, T., Le, B. Q., Wootters, M. K., Zambelli, C., Nowak, E., Mitra, et al
2019; 66 (3): 1281–88
- **Low-Temperature Side Contact to Carbon Nanotube Transistors: Resistance Distributions Down to 10 nm Contact Length** *NANO LETTERS*
Pitner, G., Hills, G., Llinas, J., Persson, K., Park, R., Bokor, J., Mitra, S., Wong, H.
2019; 19 (2): 1083–89
- **Optimization of Electrical Stimulation for a High-Fidelity Artificial Retina**
Shah, N. P., Madugula, S., Grosberg, L., Mena, G., Tandon, P., Hottowy, P., Sher, A., Litke, A., Mitra, S., Chichilnisky, E. J., IEEE
IEEE.2019: 714–18
- **Unlocking the Power of Formal Hardware Verification with CoSA and Symbolic QED**
Lonsing, F., Ganesan, K., Mann, M., Nuthakki, S., Singh, E., Srouji, M., Yang, Y., Mitra, S., Barrett, C., IEEE
IEEE.2019
- **Cross-Layer Resilience: Challenges, Insights, and the Road Ahead**
Cheng, E., Daniel-Mueller-Gritschneider, Abraham, J., Bose, P., Buyuktosunoglu, A., Chen, D., Cho, H., Li, Y., Sharif, U., Skadron, K., Stan, M., Schlichtmann, U., Mitra, S., et al
ASSOC COMPUTING MACHINERY.2019
- **A Data-Compressive Wired-OR Readout for Massively Parallel Neural Recording**
Muratore, D. G., Tandon, P., Wootters, M., Chichilnisky, E. J., Mitra, S., Murmann, B., IEEE
IEEE.2019

- **Resistive RAM With Multiple Bits Per Cell: Array-Level Demonstration of 3 Bits Per Cell** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Le, B. Q., Grossi, A., Vianello, E., Wu, T., Lama, G., Beigne, E., Wong, H., Mitra, S.
2019; 66 (1): 641–46
- **A 43pJ/Cycle Non-Volatile Microcontroller with 4.7 μ s Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques**
Wu, T. F., Le, B. Q., Radway, R., Bartolo, A., Hwang, W., Jeong, S., Li, H., Tandon, P., Vianello, E., Vivet, P., Nowak, E., Wootters, M. K., Wong, et al
edited by Fujino, L. C., Anderson, J. H., Belostotski, L., Dunwell, D., Gaudet, Gulak, G., Haslett, J. W., Halupka, D., Smith, K. C.
IEEE.2019: 226-+
- **The N3XT Approach to Energy-Efficient Abundant-Data Computing** *PROCEEDINGS OF THE IEEE*
Aly, M., Wu, T. F., Bartolo, A., Malviya, Y. H., Hwang, W., Hills, G., Markov, I., Wootters, M., Shulaker, M. M., Wong, H., Mitra, S.
2019; 107 (1): 19–48
- **Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking**
Fadiheh, M., Stoffel, D., Barrett, C., Mitra, S., Kunz, W., IEEE
IEEE.2019: 994–99
- **Symbolic QED Pre-silicon Verification for Automotive Microcontroller Cores: Industrial Case Study**
Singh, E., Devarajegowda, K., Simon, S., Schnieder, R., Ganesan, K., Fadiheh, M., Stoffel, D., Kunz, W., Barrett, C., Ecker, W., Mitra, S., IEEE
IEEE.2019: 1000–1005
- **Review of Methodologies for Pre- and Post-Silicon Analog Verification in Mixed-Signal SOCs**
Gielen, G., Xama, N., Ganesan, K., Mitra, S., IEEE
IEEE.2019: 1006–9
- **Understanding Energy Efficiency Benefits of Carbon Nanotube Field-Effect Transistors for Digital VLSI** *IEEE TRANSACTIONS ON NANOTECHNOLOGY*
Hills, G., Bardon, M., Doornbos, G., Yakimets, D., Schuddinck, P., Baert, R., Jang, D., Mattii, L., Sherazi, S., Rodopoulos, D., Ritzenthaler, R., Lee, C., Thean, et al
2018; 17 (6): 1259–69
- **Hyperdimensional Computing Exploiting Carbon Nanotube FETs, Resistive RAM, and Their Monolithic 3D Integration** *IEEE JOURNAL OF SOLID-STATE CIRCUITS*
Wu, T. F., Li, H., Huang, P., Rahimi, A., Hills, G., Hodson, B., Hwang, W., Rabaey, J. M., Wong, H., Shulaker, M. M., Mitra, S.
2018; 53 (11): 3183–96
- **ETISS-ML: A Multi-Level Instruction Set Simulator with RTL-level Fault Injection Support for the Evaluation of Cross-Layer Resiliency Techniques**
Mueller-Gritschneider, D., Dittrich, M., Weinzierl, J., Cheng, E., Mitra, S., Schlichtmann, U., IEEE
IEEE.2018: 609–12
- **Exploratory logic synthesis for multiple independent gate FETs** *FUNCTIONALITY-ENHANCED DEVICES: AN ALTERNATIVE TO MOORE'S LAW*
Amaru, L., Gaillardon, P., Mitra, S., De Micheli, G.
edited by Gaillardon, P. E.
2018; 39: 255–72
- **TRIG: Hardware Accelerator for Inference-Based Applications and Experimental Demonstration Using Carbon Nanotube FETs**
Hills, G., Bankman, D., Moons, B., Yang, L., Hillard, J., Kahng, A., Park, R., Verhelst, M., Murmann, B., Shulaker, M. M., Wong, H., Mitra, S., IEEE
IEEE.2018
- **Future Interconnect Materials and System Integration Strategies for Data-Intensive Applications**
Apte, P., Salmon, T., Rice, R., Gerber, M., Beica, R., Calvert, J., Hemker, D., Dordi, Y., Ranjan, M., Ramalingam, S., Gandhi, J., Kaviani, A., Mitra, et al
IEEE.2018
- **Brain-Inspired Computing Exploiting Carbon Nanotube FETs and Resistive RAM: Hyperdimensional Computing Case Study**
Wu, T. F., Li, H., Huang, P., Rahimi, A., Rabaey, J. M., Wong, H., Shulaker, M. M., Mitra, S., IEEE
IEEE.2018: 492-+

- **Coming Up N3XT, After 2D Scaling of Si CMOS**
Hwang, W., Wan, W., Mitra, S., Wong, H., IEEE
IEEE.2018
- **Brain-Inspired Computing Exploiting Carbon Nanotube FETs and Resistive RAM: Hyperdimensional Computing Case Study**
Wu, T. F., Li, H., Huang, P., Rahimi, A., Rabaey, J. M., Wong, H., Shulaker, M. M., Mitra, S., IEEE
IEEE.2018
- **Symbolic Quick Error Detection Using Symbolic Initial State for Pre-Silicon Verification**
Fadiheh, M., Urdahl, J., Nuthakki, S., Mitra, S., Barrett, C., Stoffel, D., Kunz, W., IEEE
IEEE.2018: 55–60
- **Resistive RAM-Centric Computing: Design and Modeling Methodology** *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS*
Li, H., Wu, T. F., Mitra, S., Wong, H.
2017; 64 (9): 2263–73
- **System-Level Effects of Soft Errors in Uncore Components** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Cho, H., Cheng, E., Shepherd, T., Cher, C., Mitra, S.
2017; 36 (9): 1497-1510
- **Three-dimensional integration of nanotechnologies for computing and data storage on a single chip** *NATURE*
Shulaker, M. M., Hills, G., Park, R. S., Howe, R. T., Saraswat, K., Wong, H., Mitra, S.
2017; 547 (7661): 74-+
- **Activation of ganglion cells and axon bundles using epiretinal electrical stimulation.** *Journal of neurophysiology*
Grosberg, L. E., Ganesan, K., Goetz, G. A., Madugula, S. S., Bhaskhar, N., Fan, V., Li, P., Hottowy, P., Dabrowski, W., Sher, A., Litke, A. M., Mitra, S., Chichilnisky, et al
2017: jn 00750 2016-?
- **Hysteresis-Free Carbon Nanotube Field-Effect Transistors.** *ACS nano*
Park, R. S., Hills, G., Sohn, J., Mitra, S., Shulaker, M. M., Wong, H. P.
2017; 11 (5): 4785-4791
- **Invited: A Systems Approach to Computing in Beyond CMOS Fabrics**
Patil, A., Shanbhag, N., Varshney, L., Pop, E., Wong, H., Mitra, S., Rabaey, J., Weldon, J., Pileggi, L., Manipatruni, S., Nikonov, D., Young, I., IEEE
IEEE.2017
- **Device-Architecture Co-Design for Hyperdimensional Computing with 3D Vertical Resistive Switching Random Access Memory (3D VRRAM)**
Li, H., Wu, T. F., Mitra, S., Wong, H., IEEE
IEEE.2017
- **Introduction to the January Special Issue on the 2016 IEEE International Solid-State Circuits Conference** *IEEE JOURNAL OF SOLID-STATE CIRCUITS*
Sylvester, D., Markovic, D., Genov, R., Kawasumi, A., Mitra, S.
2017; 52 (1): 3-7
- **Cross-Layer Resilience in Low-Voltage Digital Systems: Key Insights**
Cheng, E., Abraham, J., Bose, P., Buyuktosunoglu, A., Campbell, K., Chen, D., Cher, C., Cho, H., Le, B., Lilja, K., Mirkhani, S., Skadron, K., Stan, et al
IEEE.2017: 593–96
- **E-QED: Electrical Bug Localization During Post-silicon Validation Enabled by Quick Error Detection and Formal Methods**
Singh, E., Barrett, C., Mitra, S.
edited by Majumdar, R., Kuncak
SPRINGER INTERNATIONAL PUBLISHING AG.2017: 104–25
- **Very Low Voltage (VLV) Design**

- Bertran, R., Bose, P., Brooks, D., Burns, J., Buyuktosunoglu, A., Chandramoorthy, N., Cheng, E., Cochet, M., Eldridge, S., Friedman, D., Jacobson, H., Joshi, R., Mitra, et al
IEEE.2017: 601-4
- **Special Session Paper 3D Nanosystems Enable Embedded Abundant-Data Computing**
Hwang, W., Aly, M., Malviya, Y. H., Gao, M., Wu, T. F., Kozyrakis, C., Wong, H., Mitra, S., IEEE
IEEE.2017
 - **Symbolic Quick Error Detection for Pre-Silicon and Post-Silicon Validation: Frequently Asked Questions** *IEEE DESIGN & TEST*
Singh, E., Lin, D., Barrett, C., Mitra, S.
2016; 33 (6): 55-62
 - **Time-Based Sensor Interface Circuits in CMOS and Carbon Nanotube Technologies** *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS*
Gielen, G., Van Rethy, J., Marin, J., Shulaker, M. M., Hills, G., Wong, H. P., Mitra, S.
2016; 63 (5): 577-586
 - **TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Wu, T. F., Ganesan, K., Hu, Y. A., Wong, H. P., Wong, S., Mitra, S.
2016; 35 (4): 521-534
 - **Hysteresis in Carbon Nanotube Transistors: Measurement and Analysis of Trap Density, Energy Level, and Spatial Distribution** *ACS NANO*
Park, R. S., Shulaker, M. M., Hills, G., Liyanage, L. S., Lee, S., Tang, A., Mitra, S., Wong, H. P.
2016; 10 (4): 4599-4608
 - **Nano-Engineered Architectures for Ultra-Low Power Wireless Body Sensor Nodes**
Braojos, R., Atienza, D., Aly, M., Wu, T. F., Wong, H., Mitra, S., Ansaloni, G., ACM
ASSOC COMPUTING MACHINERY.2016
 - **Hyperdimensional Computing with 3D VRRAM In-Memory Kernels: Device-Architecture Co-Design for Energy-Efficient, Error-Resilient Language Recognition** *2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)*
Li, H., Wu, T. F., Rahimi, A., Li, K., Rusch, M., Lin, C., Hsu, J., Sabry, M. M., Eryilmaz, S. B., Sohn, J., Chiu, W., Chen, M., Wu, et al
2016
 - **Transforming Nanodevices into Nanosystems: The N3XT 1,000X**
Mitra, S., IEEE
IEEE.2016: 6
 - **Transforming Nanodevices to Next Generation Nanosystems**
Shulaker, M., Hills, G., Wong, H., Mitra, S.
edited by Najjar, W., Gerstlauer, A.
IEEE.2016: 288-92
 - **Cross-Layer Resilience**
Mitra, S., IEEE
IEEE.2016
 - **CLEAR: Cross-Layer Exploration for Architecting Resilience Combining Hardware and Software Techniques to Tolerate Soft Errors in Processor Cores**
Cheng, E., Mirkhani, S., Szafaryn, L. G., Cher, C., Cho, H., Skadron, K., Stan, M. R., Lilja, K., Abraham, J. A., Bose, P., Mitra, S., ACM
ASSOC COMPUTING MACHINERY.2016
 - **Energy-Efficient Abundant-Data Computing: The N3XT 1,000x** *COMPUTER*
Aly, M. M., Gao, M., Hills, G., Lee, C., Pitner, G., Shulaker, M. M., Wu, T. F., Asheghi, M., Bokor, J., Franchetti, F., Goodson, K. E., Kozyrakis, C., Markov, et al
2015; 48 (12): 24-33
 - **New Logic Synthesis as Nanotechnology Enabler** *PROCEEDINGS OF THE IEEE*
Amaru, L., Gaillardon, P., Mitra, S., De Micheli, G.
2015; 103 (11): 2168-2195

- **Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Hills, G., Zhang, J., Shulaker, M. M., Wei, H., Lee, C., Balasingam, A., Wong, H. P., Mitra, S.
2015; 34 (7): 1082-1095
- **NSF expedition on variability-aware software: Recent results and contributions** *IT-INFORMATION TECHNOLOGY*
Wanner, L., Lai, L., Rahimi, A., Gottscho, M., Mercati, P., Huang, C., Sala, F., Agarwal, Y., Dolecek, L., Dutt, N., Gupta, P., Gupta, R., Jhala, et al
2015; 57 (3): 181-98
- **IEEE Design & Test Roundtable to Cover ITC 2014 Panel on "Open Problems in Design, Verification, and Test: Why Is It (Not) Business as Usual?"** *IEEE DESIGN & TEST*
Mitra, S., Agarwala, S., Parekhji, R., Pateras, S., Senthinathan, R., Venkataraman, S., Puri, R.
2015; 32 (3): 41-47
- **Monolithic 3D Integration: A Path From Concept To Reality**
Shulaker, M. M., Wu, T. F., Sabry, M. M., Wei, H., Wong, H., Mitra, S., IEEE
IEEE.2015: 1197-1202
- **Efficient Metallic Carbon Nanotube Removal for Highly-Scaled Technologies**
Shulaker, M. M., Hills, G., Wu, T. F., Bao, Z., Wong, H., Mitra, S., IEEE
IEEE.2015
- **Structured Approach to Post-Silicon Validation and Debug Using Symbolic Quick Error Detection**
Lin, D., Singh, E., Barrett, C., Mitra, S., IEEE
IEEE.2015
- **Understanding Soft Errors in Uncore Components**
Cho, H., Cher, C., Shepherd, T., Mitra, S., IEEE
IEEE COMPUTER SOC.2015
- **From Nanodevices to Nanosystems: The N3XT Information Technology**
Mitra, S., IEEE
IEEE.2015
- **Quick Error Detection Tests with Fast Runtimes for Effective Post-Silicon Validation and Debug**
Lin, D., Eswaran, S., Kumar, S., Rentschler, E., Mitra, S., IEEE
IEEE.2015: 1168-73
- **Time-Based Sensor Interface Circuits in Carbon Nanotube Technology**
Gielen, G., Van Rethy, J., Shulaker, M. M., Hills, G., Wong, H., Mitra, S., IEEE
IEEE.2015: 2924-27
- **Efficient Soft Error Vulnerability Estimation of Complex Designs**
Mirkhani, S., Mitra, S., Cher, C., Abraham, J., IEEE
IEEE.2015: 103-108
- **Multiple Independent Gate FETs: How Many Gates Do We Need?**
Amaru, L., Hills, G., Gaillardon, P., Mitra, S., De Micheli, G., IEEE
IEEE.2015: 243-248
- **Efficient Metallic Carbon Nanotube Removal for Highly-Scaled Technologies**
Shulaker, M. M., Hills, G., Wu, T. F., Bao, Z., Wong, H., Mitra, S., IEEE
IEEE.2015
- **Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Lin, D., Hong, T., Li, Y., Eswaran, S., Kumar, S., Fallah, F., Hakim, N., Gardner, D. S., Mitra, S.
2014; 33 (10): 1573-1590
- **Carbon nanotubes for high-performance logic** *MRS BULLETIN*

-
- Chen, Z., Wong, H. P., Mitra, S., Bol, A., Peng, L., Hills, G., Thissen, N.
2014; 39 (8): 719-726
- **Robust and Energy-Secure Systems** *IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS*
Vega, A., Sethumadhavan, S., Mitra, S.
2014; 4 (2): 165-168
 - **Addressing failures in exascale computing** *INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS*
Snir, M., Wisniewski, R. W., Abraham, J. A., Adve, S. V., Bagchi, S., Balaji, P., Belak, J., Bose, P., Cappello, F., Carlson, B., Chien, A. A., Coteus, P., DeBardeleben, et al
2014; 28 (2): 129-173
 - **System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits** *ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS*
Bobba, S., Zhang, J., Gaillardon, P., Wong, H. P., Mitra, S., De Micheli, G.
2014; 10 (4)
 - **Carbon Nanotube Circuit Integration up to Sub-20 nm Channel Lengths** *ACS NANO*
Shulaker, M. M., Van Rethy, J., Wu, T. F., Liyanage, L. S., Wei, H., Li, Z., Pop, E., Gielen, G., Wong, H. P., Mitra, S.
2014; 8 (4): 3434-3443
 - **Rethinking Error Injection for Effective Resilience**
Mirkhani, S., Cho, H., Mitra, S., Abraham, J.
2014
 - **Advancements With Carbon Nanotube Digital Systems**
Shulaker, M., Hills, G., Wei, H., Chen, H., Patil, N., Wong, H., Mitra, S., IEEE
IEEE.2014: 319-321
 - **The Resilience Wall: Cross-Layer Solution Strategies**
Mitra, S., Bose, P., Cheng, E., Cher, C., Cho, H., Joshi, R., Kim, Y., Lefurgy, C. R., Li, Y., Rodbell, K. P., Skadron, K., Stathis, J., Szafaryn, et al
IEEE.2014
 - **Monolithic 3D Integration of Logic and Memory: Carbon Nanotube FETs, Resistive RAM, and Silicon FETs**
Shulaker, M. M., Wu, T. F., Pal, A., Zhao, L., Nishi, Y., Saraswat, K., Wong, H., Mitra, S., IEEE
IEEE.2014
 - **QED Post-Silicon Validation and Debug Invited Abstract**
Lin, D., Mitra, S., IEEE
IEEE.2014: 62
 - **Rethinking Error Injection for Effective Resilience**
Mirkhani, S., Cho, H., Mitra, S., Abraham, J. A., IEEE
IEEE.2014: 390-393
 - **High-Performance Carbon Nanotube Field-Effect Transistors**
Shulaker, M. M., Pitner, G., Hills, G., Giachino, M., Wong, H., Mitra, S., IEEE
IEEE.2014
 - **The Resilience Wall: Cross-Layer Solution Strategies**
Mitra, S., Bose, P., Cheng, E., Cher, C., Cho, H., Joshi, R., Kim, Y., Lefurgy, C. R., Li, Y., Rodbell, K. P., Skadron, K., Stathis, J., Szafaryn, et al
IEEE.2014
 - **Monolithic Three-Dimensional Integration of Carbon Nanotube FETs with Silicon CMOS**
Shulaker, M. M., Saraswat, K., Wong, H., Mitra, S., IEEE
IEEE.2014
 - **Robust Design and Experimental Demonstrations of Carbon Nanotube Digital Circuits** *36th Annual IEEE Custom Integrated Circuits Conference (CICC) - The Showcase for Integrated Circuit Design in the Heart of Silicon Valley*
Hills, G., Shulaker, M., Wei, H., Chen, H., Wong, H. P., Mitra, S.
IEEE.2014

- **QED Post-Silicon Validation and Debug: Frequently Asked Questions** *19th Asia and South Pacific Design Automation Conference (ASP-DAC)*
Lin, D., Mitra, S.
IEEE.2014: 478–482
- **Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs** *IEEE JOURNAL OF SOLID-STATE CIRCUITS*
Shulaker, M. M., Van Rethy, J., Hills, G., Wei, H., Chen, H., Gielen, G., Wong, H. P., Mitra, S.
2014; 49 (1): 190-201
- **Rethinking Error Injection for Effective Resilience** *19th Asia and South Pacific Design Automation Conference (ASP-DAC)*
Mirkhani, S., Cho, H., Mitra, S., Abraham, J. A.
IEEE.2014: 390–393
- **Sensor-to-Digital Interface Built Entirely with Carbon Nanotube FETs** *IEEE Journal on Solid-State Circuits, Special Issue on IEEE Intl. Solid-State Circuits Conf.*
Shulaker, M., Van Rethy, J., Hills, G., Wei, H., Chen, H., Gielen, G., Mitra, S.
2014
- **QED Post-Silicon Validation and Debug: Frequently Asked Questions**
Lin, D., Mitra, S.
2014
- **System-Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits** *ACM Journal on Emerging Technologies in Computing Systems*
Bobba, S., Zhang, J., Gaillardon, P., E., Wong, H., S.P., Mitra, S., De Micheli, G.
2014
- **Carbon nanotube computer.** *Nature*
Shulaker, M. M., Hills, G., Patil, N., Wei, H., Chen, H., Wong, H. P., Mitra, S.
2013; 501 (7468): 526-530
- **Carbon nanotube computer.** *Nature*
Shulaker, M. M., Hills, G., Patil, N., Wei, H., Chen, H., Wong, H. P., Mitra, S.
2013; 501 (7468): 526-530
- **Laterally Actuated Platinum-Coated Polysilicon NEM Relays** *JOURNAL OF MICROELECTROMECHANICAL SYSTEMS*
Parsa, R., Lee, W. S., Shavezipur, M., Provine, J., Maboudian, R., Mitra, S., Wong, H. P., Howe, R. T.
2013; 22 (3): 768-778
- **Combinational Logic Design Using Six-Terminal NEM Relays** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Lee, D., Lee, W. S., Chen, C., Fallah, F., Provine, J., Chong, S., Watkins, J., Howe, R. T., Wong, H. P., Mitra, S.
2013; 32 (5): 653-666
- **Underdesigned and Opportunistic Computing in Presence of Hardware Variability** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Gupta, P., Agarwal, Y., Dolecek, L., Dutt, N., Gupta, R. K., Kumar, R., Mitra, S., Nicolau, A., Rosing, T. S., Srivastava, M. B., Swanson, S., Sylvester, D.
2013; 32 (1): 8-23
- **Monolithic Three-Dimensional Integration of Carbon Nanotube FET Complementary Logic Circuits** *IEEE International Electron Devices Meeting (IEDM)*
Wei, H., Shulaker, M., Wong, H. P., Mitra, S.
IEEE.2013
- **Carbon Nanotube Computer** *Nature (Cover Feature)*
Shulaker, M., Hills, G., Patil, N., Wei, H., Chen, H., Gielen, G., Mitra, S.
2013; 501 (7468)
- **Rapid Exploration of Processing and Design Guidelines to Overcome Carbon Nanotube Variations**
Hills, G., Shulaker, M., Zhang, J., Wong, H., S.P., Mitra, S.

2013

- **Self-Repair of Uncore Components in Robust System-on-Chips: An OpenSPARC T2 Case Study**
Li, Y., Cheng, E., Makar, S., Mitra, S.
2013
- **Detection of Early-Life Failures in High-K Metal-Gate Transistors and Ultra Low-K Inter-Metal Dielectrics**
Kim, Y., M., Seomun, J., Kim, H., O., Do, K., T., Choi, J., Y., Kim, K., S., Mitra, S.
2013
- **Sascha: The Stanford Carbon Nanotube Controlled Handshaking Robot**
Shulaker, M., Van Rethy, J., Hills, G., Chen, H., Gielen, G., Wong, H., S.P., Mitra, S.
2013
- **Early-Life Failure Detection using SAT-Based ATPG**
Sauer, M., Kim, Y., M., Seomun, J., Kim, H., O., Do, K., T., Choi, J., Y., Mitra, S.
2013
- **Carbon Nanotube Circuits: Opportunities and Challenges**
Wei, H., Shulaker, M., Hills, G., Chen, H., Li, C., Liyanage, L., Mitra, S.
2013
- **Reliability of Graphene Interconnects and N-type Doping of Carbon Nanotube Transistors**
Liyanage, L., S., Chen, X., Wei, H., Chen, H., Y., Mitra, S., Wong, H., S.P.
2013
- **Underdesigned and Opportunistic Computing** *Keynote paper, IEEE Trans. CAD*
Gupta, P., Srivastava, M., Agarwal, Y., Swanson, S., Sylvester, D., Kumar, R., Mitra, S.
2013
- **Effective Post-Silicon Validation**
Mitra, S.
2013
- **Quantitative Evaluation of Soft Error Injection Techniques for Robust System Design**
Cho, H., Mirkhani, S., Cher, C., Y., Abraham, J., A., Mitra, S.
2013
- **Experimental Demonstration of a Fully Digital Capacitive Sensor Interface Built Entirely using Carbon Nanotube FETs**
Shulaker, M., Van Rethy, J., Hills, G., Chen, H., Gielen, G., Wong, H., S.P., Mitra, S.
2013
- **Overcoming Post-Silicon Validation Challenges through Quick Error Detection (QED)**
Lin, D., Hong, T., Li, Y., Fallah, F., Gardner, D., S., Hakim, N., Mitra, S.
2013
- **Monolithic Three-Dimensional Integration of Carbon Nanotube FET Complementary Logic Circuits**
Wei, H., Shulaker, M., Wong, H., S.P., Mitra, S.
2013
- **Rapid Exploration of Processing and Design Guidelines to Overcome Carbon Nanotube Variations**
Hills, G., Shulaker, M., Zhang, J., Wong, H., S.P., Mitra, S.
2013
- **Self-Repair of Uncore Components in Robust System-on-Chips: An OpenSPARC T2 Case Study**
Li, Y., Cheng, E., Makar, S., Mitra, S.
2013
- **Detection of Early-Life Failures in High-K Metal-Gate Transistors and Ultra Low-K Inter-Metal Dielectrics**
Kim, Y., M., Seomun, J., Kim, H., O., Do, K., T., Choi, J., Y., Kim, K., S., Mitra, S.

2013

- **Sascha: The Stanford Carbon Nanotube Controlled Handshaking Robot**
Shulaker, M., Van Rethy, J., Hills, G., Chen, H., Gielen, G., Wong, H., S.P., Mitra, S.
2013
- **Early-Life Failure Detection using SAT-Based ATPG**
Sauer, M., Kim, Y., M., Seomun, J., Kim, H., O., Do, K., T., Choi, J., Y., Mitra, S.
2013
- **Carbon Nanotube Circuits: Opportunities and Challenges**
Wei, H., Shulaker, M., Hills, G., Chen, H., Li, C., Liyanage, L., Mitra, S.
2013
- **Reliability of Graphene Interconnects and N-type Doping of Carbon Nanotube Transistors**
Liyanage, L., S., Chen, X., Wei, H., Chen, H., Y., Mitra, S., Wong, H., S.P.
2013
- **Underdesigned and Opportunistic Computing** *Keynote paper, IEEE Trans. CAD*
Gupta, P., Srivastava, M., Agarwal, Y., Swanson, S., Sylvester, D., Kumar, R., Mitra, S.
2013
- **Effective Post-Silicon Validation**
Mitra, S.
2013
- **Quantitative Evaluation of Soft Error Injection Techniques for Robust System Design**
Cho, H., Mirkhani, S., Cher, C., Y., Abraham, J., A., Mitra, S.
2013
- **Experimental Demonstration of a Fully Digital Capacitive Sensor Interface Built Entirely using Carbon Nanotube FETs**
Shulaker, M., Van Rethy, J., Hills, G., Chen, H., Gielen, G., Wong, H., S.P., Mitra, S.
2013
- **Overcoming Post-Silicon Validation Challenges through Quick Error Detection (QED)**
Lin, D., Hong, T., Li, Y., Fallah, F., Gardner, D., S., Hakim, N., Mitra, S.
2013
- **Monolithic Three-Dimensional Integration of Carbon Nanotube FET Complementary Logic Circuits**
Wei, H., Shulaker, M., Wong, H., S.P., Mitra, S.
2013
- **Flexible Control of Block Copolymer Directed Self-Assembly using Small, Topographical Templates: Potential Lithography Solution for Integrated Circuit Contact Hole Patterning** *ADVANCED MATERIALS*
Yi, H., Bao, X., Zhang, J., Bencher, C., Chang, L., Chen, X., Tiberio, R., Conway, J., Dai, H., Chen, Y., Mitra, S., Wong, H. P.
2012; 24 (23): 3107-3114
- **Single-Tube Characterization Methodology for Experimental and Analytical Evaluation of Carbon Nanotube Synthesis** *JAPANESE JOURNAL OF APPLIED PHYSICS*
Chen, H., Lin, A., Liyanage, L. S., Beasley, C., Patil, N., Wei, H., Mitra, S., Wong, H. P.
2012; 51 (4)
- **Robust Digital VLSI using Carbon Nanotubes** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Zhang, J., Lin, A., Patil, N., Wei, H., Wei, L., Wong, H. P., Mitra, S.
2012; 31 (4): 453-471
- **ERSA: Error Resilient System Architecture for Probabilistic Applications** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Cho, H., Leem, L., Mitra, S.
2012; 31 (4): 546-558

- **Probabilistic Analysis of Gallager B Faulty Decoder** *IEEE International Conference on Communications (ICC)*
Yazdi, S. M., Cho, H., Sun, Y., Mitra, S., Dolecek, L.
IEEE.2012
- **Nano-Electro-Mechanical Relays for FPGA Routing: Experimental Demonstration and a Design Technique**
Chen, C., Lee, W., Parsa, R., Chong, S., Provine, J., Watt, J., Howe, R. T., Wong, H., Mitra, S., IEEE
IEEE.2012: 1361–66
- **Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks** *IEEE International Electron Devices Meeting (IEDM)*
Wei, H., Wu, T. F., Sekar, D., Cronquist, B., Pease, R. F., Mitra, S.
IEEE.2012
- **Contact-Hole Patterning for Random Logic Circuits using Block Copolymer Directed Self-Assembly**
Yi, H., Bao, X., Zhang, J., Tiberio, R., Conway, J., Chang, L., Mitra, S.
2012
- **Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks**
Wei, H., Wu, T., Sekar, D., Cronquist, B., Pease, F., Mitra, S.
2012
- **The Device-to-System Spectrum -- A Tutorial on IC Design with Nanomaterials** *IEEE/ACM Design Automation and Test in Europe*
Chen, D., Mitra, S., Pop, E., Shanbhag, N.
2012
- **Nano-Electro-Mechanical Relays for FPGA Routing: Experimental Demonstration and a Design Technique**
Chen, C., Lee, W., S., Parsa, R., Chong, S., Provine, J., Watt, J., Mitra, S.
2012
- **Nano-Electro-Mechanical (NEM) Relays and their Application to FPGA Routing** *17th Asia and South Pacific Design Automation Conference (ASP-DAC)*
Chen, C., Lee, S., Provine, J., Chong, S., Parsa, R., Lee, D., Howe, R. T., Wong, H. P., Mitra, S.
IEEE.2012: 639–639
- **Integration of Nanoelectromechanical Relays With Silicon nMOS** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Chong, S., Lee, B., Mitra, S., Howe, R. T., Wong, H. P.
2012; 59 (1): 255-258
- **Quick Detection of Difficult Bugs for Effective Post-Silicon Validation** *49th ACM/EDAC/IEEE Design Automation Conference (DAC)*
Lin, D., Hong, T., Fallah, F., Hakim, N., Mitra, S.
IEEE.2012: 561–566
- **Bug Localization Techniques for Effective Post-Silicon Validation** *17th Asia and South Pacific Design Automation Conference (ASP-DAC)*
Mitra, S., Lin, D., Hakim, N., Gardner, D.
IEEE.2012: 291–291
- **Wafer-Scale Fabrication and Characterization of Thin-Film Transistors with Polythiophene-Sorted Semiconducting Carbon Nanotube Networks** *ACS NANO*
Liyanage, L. S., Lee, H., Patil, N., Park, S., Mitra, S., Bao, Z., Wong, H. P.
2012; 6 (1): 451-458
- **Contact Hole Patterning for Random Logic Circuits using Block Copolymer Directed Self-Assembly** *Conference on Alternative Lithographic Technologies IV*
Yi, H., Bao, X., Zhang, J., Tiberio, R., Conway, J., Chang, L., Mitra, S., Wong, H. P.
SPIE-INT SOC OPTICAL ENGINEERING.2012
- **Characterization and Design of Logic Circuits in the Presence of Carbon Nanotube Density Variations** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Zhang, J., Patil, N. P., Hazeghi, A., Wong, H. P., Mitra, S.
2011; 30 (8): 1103-1113

- **The Case for RAMCloud** *COMMUNICATIONS OF THE ACM*
Ousterhout, J., Agrawal, P., Erickson, D., Kozyrakis, C., Leverich, J., Mazieres, D., Mitra, S., Narayanan, A., Ongaro, D., Parulkar, G., Rosenblum, M., Rumble, S. M., Stratmann, et al
2011; 54 (7): 121-130
- **Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mispositioned Carbon Nanotubes** *IEEE TRANSACTIONS ON NANOTECHNOLOGY*
Patil, N., Lin, A., Zhang, J. (., Wei, H., Anderson, K., Wong, H. P., Mitra, S.
2011; 10 (4): 744-750
- **Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Mintarno, E., Skaf, J., Zheng, R., Velamala, J. B., Cao, Y., Boyd, S., Dutton, R. W., Mitra, S.
2011; 30 (5): 760-773
- **Linear Increases in Carbon Nanotube Density Through Multiple Transfer Technique** *NANO LETTERS*
Shulaker, M. M., Wei, H., Patil, N., Provine, J., Chen, H., Wong, H. P., Mitra, S.
2011; 11 (5): 1881-1886
- **Hedgehog-responsive candidate cell of origin for diffuse intrinsic pontine glioma** *PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA*
Monje, M., Mitra, S. S., Freret, M. E., Raveh, T. B., Kim, J., Masek, M., Attema, J. L., Li, G., Haddix, T., Edwards, M. S., Fisher, P. G., Weissman, I. L., Rowitch, et al
2011; 108 (11): 4453-4458
- **Robust System Design to Overcome CMOS Reliability Challenges** *IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS*
Mitra, S., Brelsford, K., Kim, Y. M., Lee, H. K., Li, Y.
2011; 1 (1): 30-41
- **Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Loi, I., Angiolini, F., Fujita, S., Mitra, S., Benini, L.
2011; 30 (1): 124-134
- **Carbon-based Nanomaterial for Nanoelectronics** *3rd International Symposium on Graphene, Ge/III-V, Nanowires and Emerging Materials for Post-CMOS Applications / Symposium on Tutorials in Nanotechnology with focus on Dielectrics in Nanosystems*
Chen, X., Lin, A., Wei, L., Patil, N., Wei, H., Chen, H., Mitra, S., Wong, H. P.
ELECTROCHEMICAL SOC INC.2011: 259-69
- **Carbon Nanotube Imperfection-Immune Digital VLSI: Frequently Asked Questions Updated**
Wei, H., Zhang, J., Wei, L., Patil, N., Lin, A., Shulaker, M., Mitra, S.
2011
- **Robust System Design** *IPSJ Trans. System LSI Design Methodology*
Mitra, S., Cho, H., Hong, T., Kim, Y., Lee, H., Leem, L.
2011
- **Carbon Electronics – From Material Synthesis to Circuit Demonstration**
Chen, H., Patil, N., Lin, A., Wei, L., Beasley, C., Zhang, J., Mitra, S.
2011
- **Overcoming CMOS Reliability Challenges: From Devices to Circuits and Systems** *IEEE/ACM Design Automation and Test in Europe*
Cao, Y., Gielen, G., Mitra, S., Nassif, S.
2011
- **Robust System Design to Overcome CMOS Reliability Challenges** *IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Special Issue on the IEEE CAS Forum on Emerging and Selected Topics*
Mitra, S., Brelsford, K., Kim, Y., Lee, K., Li, Y.
2011

- **Carbon Nanotube Electronics – Materials, Devices, Circuits, Design, Modeling, and Performance Projection**
Wong, H., S.P., Mitra, S., Akinwande, D., Beasley, C., Chai, Y., Chen, H.
2011
- **Overcoming Carbon Nanotube Variations through Co-optimized Technology and Circuit Design** *IEEE International Electron Devices Meeting (IEDM)*
Zhang, J., Patil, N., Wong, H. P., Mitra, S.
IEEE.2011
- **Air-Stable Technique for Fabricating n-Type Carbon Nanotube FETs** *IEEE International Electron Devices Meeting (IEDM)*
Wei, H., Chen, H., Liyanage, L., Wong, H. P., Mitra, S.
IEEE.2011
- **Carbon Nanotube Imperfection-Immune Digital VLSI: Frequently Asked Questions Updated Invited Paper** *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*
Wei, H., Zhang, J., Wei, L., Patil, N., Lin, A., Shulaker, M. M., Chen, H., Wong, H. P., Mitra, S.
IEEE.2011: 227–230
- **Integration of Nanoelectromechanical (NEM) Relays with Silicon CMOS with Functional CMOS-NEM Circuit** *IEEE International Electron Devices Meeting (IEDM)*
Chong, S., Lee, B., Parizi, K. B., Provine, J., Mitra, S., Howe, R. T., Wong, H. P.
IEEE.2011
- **Carbon Nanotube Electronics - Materials, Devices, Circuits, Design, Modeling, and Performance Projection** *IEEE International Electron Devices Meeting (IEDM)*
Wong, H. P., Mitra, S., Akinwande, D., Beasley, C., Chai, Y., Chen, H., Chen, X., Close, G., Deng, J., Hazeghi, A., Liang, J., Lin, A., Liyanage, et al
IEEE.2011
- **ACCNT: A Metallic-CNT-Tolerant Design Methodology for Carbon Nanotube VLSI: Analyses and Design Guidelines** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Lin, A., Zhang, J., Patil, N., Wei, H., Mitra, S., Wong, H. P.
2010; 57 (9): 2284-2295
- **Post-Silicon Bug Localization for Processors Using IFRA** *COMMUNICATIONS OF THE ACM*
Park, S., Mitra, S.
2010; 53 (2): 106-113
- **QED: Quick Error Detection Tests for Effective Post-Silicon Validation** *International Test Conference 2010*
Hong, T., Li, Y., Park, S., Mui, D., Lin, D., Kaleq, Z. A., Hakim, N., Naeimi, H., Gardner, D. S., Mitra, S.
IEEE.2010
- **Cross-Layer Resilience Challenges: Metrics and Optimization**
Mitra, S., Brelsford, K., Sanda, P. N., IEEE
IEEE.2010: 1029-1034
- **Optimized Self-Tuning for Circuit Aging**
Mintarno, E., Skaf, J., Zheng, R., Velamala, J., Cao, Y., Boyd, S., Dutton, R. W., Mitra, S., IEEE
IEEE.2010: 586–91
- **Post-Silicon Validation Opportunities, Challenges and Recent Advances**
Mitra, S., Seshia, S. A., Nicolici, N., IEEE
IEEE.2010: 12-17
- **Carbon Nanotube Circuits: Living with Imperfections and Variations**
Zhang, J., Patil, N., Lin, A., Wong, H., Mitra, S., IEEE
IEEE.2010: 1159–64
- **BLoG: Post-Silicon Bug Localization in Processors using Bug Localization Graphs**
Park, S., Bracy, A., Wang, H., Mitra, S., IEEE
IEEE.2010: 368–73

- **Carbon Nanotube Correlation: Promising Opportunity for CNFET Circuit Yield Enhancement**
Zhang, J., Bobba, S., Patil, N., Lin, A., Wong, H., De Micheli, G., Mitra, S., IEEE
IEEE.2010: 889–92
- **ERSA: Error Resilient System Architecture for Probabilistic Applications**
Leem, L., Cho, H., Bau, J., Jacobson, Q. A., Mitra, S., IEEE
IEEE.2010: 1560-1565
- **Low-Cost Gate-Oxide Early-Life Failure Detection in Robust Systems**
Kim, Y., Kameda, Y., Kim, H., Mizuno, M., Mitra, S., IEEE
IEEE.2010: 125-126
- **Post-Silicon Validation: Opportunities, Challenges and Recent Advances**
Mitra, S., Seshia, S., Nicolici, N.
2010
- **Carbon Nanotube Correlation: Promising Opportunity for CNFET Circuit Yield Enhancement**
Zhang, J., Bobba, S., Patil, N., Lin, A., Wong, H., S.P., De Micheli, G., Mitra, S.
2010
- **Carbon Nanotube Circuits: Living with Imperfections and Variations**
Zhang, J., Patil, N., Lin, A., Wong, H., S.P., Mitra, S.
2010
- **Gate-Oxide Early-life Failure Identification using Delay Shifts**
Kim, Y., Chen, T., Kameda, Y., Mizuno, M., Mitra, S.
2010
- **Imperfection-Immune Carbon Nanotube VLSI Circuits** *Nanoelectronic Circuit Design*
Patil, N., Lin, A., Zhang, J., Wei, H., Wong, H., S.P., Mitra, S.
Springer.2010: 1
- **Characterization and Implementation of Fault-Tolerant Vertical Links for 3D Networks-on-Chip** *IEEE Trans. CAD*
Loi, I., Angiolini, F., Mitra, S., Fujita, S., Benini, L.
2010
- **Optimized Self-Tuning to Maximize Lifetime Energy-Efficiency in the Presence of Circuit Aging**
Mintarno, E., Cao, Y., Boyd, S., Dutton, R., Mitra, S.
2010
- **BLoG: Post-Silicon Bug Localization in Processors using Bug Localization Graphs**
Park, S., Bracy, A., C., Wang, H., Mitra, S.
2010
- **ERSA: Error-Resilient System Architecture for Probabilistic Applications**
Leem, L., Cho, H., Bau, J., Jacobson, Q., Mitra, S.
2010
- **LEAP: Layout Design through Error-Aware Placement for Soft-Error Resilient Sequential Cell Design**
Lee, H., Lilja, K., Bounasser, M., Relangi, P., Linscott, I., Inan, U., Mitra, S.
2010
- **ACCNT - A Metallic-CNT-Tolerant Design Methodology for Carbon Nanotube VLSI: Analyses and Design Guidelines** *IEEE Trans. Electron Devices*
Lin, A., Patil, N., Zhang, J., Wei, H., Mitra, S., Wong, H., S.P.
2010
- **Concurrent Autonomous Self-Test for Uncore Components in SoCs**
Li, Y., Gardner, D., Mitra, S.
2010

- **Cross-Layer Resilience Challenges: Metrics and Optimization**
Mitra, S., Brelsford, K., Sanda, P.
2010
- **Post-Silicon Bug Localization for Processors** *Research Highlight, Communications of the ACM*
Park, S., Mitra, S.
2010
- **Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mis-positioned Carbon Nanotubes** *IEEE Trans. Nanotechnology*
Patil, N., Lin, A., Zhang, J., Wei, H., Anderson, K., Wong, H., S.P., Mitra, S.
2010
- **Low-Cost Gate-Oxide Early-Life Failure Detection in Robust Systems** *Symposium on VLSI Circuits*
Kim, Y. M., Kameda, Y., Kim, H., Mizuno, M., Mitra, S.
IEEE.2010: 125–126
- **Cross-Layer Error Resilience for Robust Systems** *IEEE and ACM International Conference on Computer-Aided Design*
Leem, L., Cho, H., Lee, H., Kim, Y. M., Li, Y., Mitra, S.
IEEE.2010: 177–180
- **Robust System Design** *23rd International Conference on VLSI Design/9th International Conference on Embedded Systems*
Mitra, S.
IEEE COMPUTER SOC.2010: 434–439
- **TITANIUM NITRIDE SIDEWALL STRINGER PROCESS FOR LATERAL NANO-ELECTROMECHANICAL RELAYS** *23rd IEEE International Conference on Micro Electro Mechanical Systems (MEMS 2010)*
Lee, D., Lee, W. S., Provine, J., Lee, J., Yoon, J., Howe, R. T., Mitra, S., Wong, H. P.
IEEE.2010: 456–459
- **Efficient FPGAs using Nanoelectromechanical Relays** *18th ACM International Symposium on Field-Programmable Gate Arrays*
Chen, C., Parsa, R., Patil, N., Chong, S., Akarvardar, K., Provine, J., Lewis, D., Watt, J., Howe, R. T., Wong, H. P., Mitra, S.
ASSOC COMPUTING MACHINERY.2010: 273–282
- **LEAP: Layout Design through Error-Aware Transistor Positioning for Soft-Error Resilient Sequential Cell Design** *48TH Annual IEEE International Reliability Physics Symposium (IRPS)*
Lee, H. K., Lilja, K., Bounasser, M., Relangi, P., Linscott, I. R., Inan, U. S., Mitra, S.
IEEE.2010: 203–212
- **Efficient Metallic Carbon Nanotube Removal Readily Scalable to Wafer-Level VLSI CNFET Circuits** *Symposium on VLSI Technology (VLSIT)*
Wei, H., Patil, N., Zhang, J., Lin, A., Chen, H., Wong, H. P., Mitra, S.
IEEE.2010: 237–238
- **Solution Assembly of Organized Carbon Nanotube Networks for Thin-Film Transistors** *ACS NANO*
LeMieux, M. C., Sok, S., Roberts, M. E., Opatkiewicz, J. P., Liu, D., Barman, S. N., Patil, N., Mitra, S., Bao, Z.
2009; 3 (12): 4089-4097
- **ACCNT-A Metallic-CNT-Tolerant Design Methodology for Carbon-Nanotube VLSI: Concepts and Experimental Demonstration** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Lin, A., Patil, N., Wei, H., Mitra, S., Wong, H. P.
2009; 56 (12): 2969-2978
- **Overcoming Early-Life Failure and Aging for Robust Systems** *IEEE DESIGN & TEST OF COMPUTERS*
Li, Y., Kim, Y. M., Mintarno, E., Mitra, S., Gardner, D. S.
2009; 26 (6): 28-39
- **Overcoming Early-Life Failure and Aging for Robust Systems** *IEEE DESIGN & TEST OF COMPUTERS*
Li, Y., Kim, Y., Mintarno, E., Mitra, S., Gardner, D. S.
2009; 26 (6): 28-39

- **Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA)** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Park, S., Hong, T., Mitra, S.
2009; 28 (10): 1545-1558
- **Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Zhang, J., Patil, N. P., Mitra, S.
2009; 28 (9): 1307-1320
- **Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes** *IEEE TRANSACTIONS ON NANOTECHNOLOGY*
Patil, N., Lin, A., Myers, E. R., Ryu, K., Badmaev, A., Zhou, C., Wong, H. P., Mitra, S.
2009; 8 (4): 498-504
- **Design Methodology and Protection Strategy for ESD-CDM Robust Digital System Design in 90-nm and 130-nm Technologies** *IEEE TRANSACTIONS ON ELECTRON DEVICES*
Chen, T. W., Ito, C., Loh, W., Wang, W., Doddapaneni, K., Mitra, S., Dutton, R. W.
2009; 56 (2): 275-283
- **Solution Assembly of Transistor Arrays Based on Sorted Nanotube Networks for Large-scale Flexible Electronic Applications** *47th Annual Symposium of the Society-for-Information-Display*
LeMieux, M. C., Roberts, M., Opatkiewicz, J., Bao, Z., Patil, N., Mitra, S.
SOC INFORMATION DISPLAY.2009: 877-879
- **Digital VLSI Logic Technology using Carbon Nanotube FETs: Frequently Asked Questions** *46th ACM/IEEE Design Automation Conference (DAC 2009)*
Patil, N., Lin, A., Zhang, J., Wong, H. P., Mitra, S.
IEEE.2009: 304-309
- **IFRA: Post-Silicon Bug Localization in Processors** *IEEE International High Level Design Validation and Test Workshop*
Park, S., Mitra, S.
IEEE.2009: 154-159
- **EXPERIMENTAL STUDY OF GATE OXIDE EARLY-LIFE FAILURES** *47th Annual IEEE International Reliability Physics Symposium*
Chen, T. W., Kim, Y. M., Kim, K., Kameda, Y., Mizuno, M., Mitra, S.
IEEE.2009: 650-658
- **Test Chip Experiments at Stanford CRC** *International Test Conference 2009*
Al-Yamani, A., Chang, J., Franco, P., Li, J., Ma, S., Mitra, S., Park, I., Tseng, C., Volkerink, E.
IEEE.2009: 593-593
- **Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits** *IEEE International Solid-State Circuits Conference (ISSCC)*
Patil, N., Deng, J., Mitra, S., Wong, H. P.
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC.2009: 37-45
- **CMOS-Analogous Wafer-Scale Nanotube-on-Insulator Approach for Submicrometer Devices and Integrated Circuits Using Aligned Nanotubes** *NANO LETTERS*
Ryu, K., Badmaev, A., Wang, C., Lin, A., Patil, N., Gomez, L., Kumar, A., Mitra, S., Wong, H. P., Zhou, C.
2009; 9 (1): 189-197
- **A Metallic-CNT-Tolerant Carbon Nanotube Technology Using Asymmetrically-Correlated CNTs (ACCNT)** *Symposium on VLSI Technology*
Lin, A., Patil, N., Wei, H., Mitra, S., Wong, H. P.
JAPAN SOCIETY APPLIED PHYSICS.2009: 182-183
- **Monolithic Three-Dimensional Integrated Circuits using Carbon Nanotube FETs and Interconnects** *IEEE International Electron Devices Meeting (IEDM 2009)*
Wei, H., Patil, N., Lin, A., Wong, H. P., Mitra, S.
IEEE.2009: 539-542
- **Circuit Reliability: Modeling, Simulation and Resilient Design Solutions**

- Cao, Y., Roy, K., Patyra, M., Mitra, S.
2009
- **From Nanodevices to Nanosystems: Promises and Challenges of IC Design with Nanomaterials**
Chen, D., Chen, Y., De, A., Mitra, S., Parkin, S.
2009
 - **Imperfection-Immune VLSI Logic Circuits using Carbon Nanotube FETs**
Mitra, S., Zhang, J., Patil, N., Wei, H.
2009
 - **IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization in Processors** *IEEE Trans. CAD*
Park, S., Hong, T., Mitra, S.
2009
 - **Performance Benchmarking and Scalability of Carbon Nanotube Transistor Circuits** *IEEE Trans. Nanotechnology*
Patil, N., Deng, J., Wong, H., S.P., Mitra, S.
2009
 - **Threshold Voltage and On-Off Ratio Tuning for Multiple-Tube Carbon Nanotube FETs** *IEEE TRANSACTIONS ON NANOTECHNOLOGY*
Lin, A., Patil, N., Ryu, K., Badmaev, A., De Arco, L. G., Zhou, C., Mitra, S., Wong, H. P.
2009; 8 (1): 4-9
 - **Testing for Transistor Aging** *27th IEEE VLSI Test Symposium*
Baba, A. H., Mitra, S.
IEEE COMPUTER SOC.2009: 215–220
 - **VMR: VLSI-Compatible Metallic Carbon Nanotube Removal for Imperfection-Immune Cascaded Multi-Stage Digital Logic Circuits using Carbon Nanotube FETs** *IEEE International Electron Devices Meeting (IEDM 2009)*
Patil, N., Lin, A., Zhang, J., Wei, H., Anderson, K., Wong, H. P., Mitra, S.
IEEE.2009: 535–538
 - **Imperfection-Immune VLSI Logic Circuits using Carbon Nanotube Field Effect Transistors** *Design, Automation and Test in Europe Conference and Exhibition*
Mitra, S., Zhang, J., Patil, N., Wei, H.
IEEE.2009: 436–441
 - **Carbon Nanotube Circuits in the Presence of Carbon Nanotube Density Variations** *46th ACM/IEEE Design Automation Conference (DAC 2009)*
Zhang, J., Patil, N., Hazeghi, A., Mitra, S.
IEEE.2009: 71–76
 - **Digital VLSI Logic Technology using Carbon Nanotube FETs: Frequently Asked Questions** *46th ACM/IEEE Design Automation Conference (DAC 2009)*
Patil, N., Lin, A., Zhang, J., Wong, H. P., Mitra, S.
IEEE.2009: 304–309
 - **IFRA: Post-Silicon Bug Localization in Processors** *IEEE International High Level Design Validation and Test Workshop*
Park, S., Mitra, S.
IEEE.2009: 154–159
 - **EXPERIMENTAL STUDY OF GATE OXIDE EARLY-LIFE FAILURES** *47th Annual IEEE International Reliability Physics Symposium*
Chen, T. W., Kim, Y. M., Kim, K., Kameda, Y., Mizuno, M., Mitra, S.
IEEE.2009: 650–658
 - **Test Chip Experiments at Stanford CRC** *International Test Conference 2009*
Al-Yamani, A., Chang, J., Franco, P., Li, J., Ma, S., Mitra, S., Park, I., Tseng, C., Volkerink, E.
IEEE.2009: 593–593
 - **Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits** *IEEE International Solid-State Circuits Conference (ISSCC)*

- Patil, N., Deng, J., Mitra, S., Wong, H. P.
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC.2009: 37–45
- **CMOS-Analogous Wafer-Scale Nanotube-on-Insulator Approach for Submicrometer Devices and Integrated Circuits Using Aligned Nanotubes** *NANO LETTERS*
Ryu, K., Badmaev, A., Wang, C., Lin, A., Patil, N., Gomez, L., Kumar, A., Mitra, S., Wong, H. P., Zhou, C.
2009; 9 (1): 189-197
 - **A Metallic-CNT-Tolerant Carbon Nanotube Technology Using Asymmetrically-Correlated CNTs (ACCNT)** *Symposium on VLSI Technology*
Lin, A., Patil, N., Wei, H., Mitra, S., Wong, H. P.
JAPAN SOCIETY APPLIED PHYSICS.2009: 182–183
 - **Monolithic Three-Dimensional Integrated Circuits using Carbon Nanotube FETs and Interconnects** *IEEE International Electron Devices Meeting (IEDM 2009)*
Wei, H., Patil, N., Lin, A., Wong, H. P., Mitra, S.
IEEE.2009: 539–542
 - **Design methods for misaligned and mispositioned carbon-nanotube immune circuits** *Symposium on VLSI Technology*
Patil, N., Deng, J., Lin, A., Wong, H. P., Mitra, S.
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC.2008: 1725–36
 - **Device study, chemical doping, and logic circuits based on transferred aligned single-walled carbon nanotubes** *APPLIED PHYSICS LETTERS*
Wang, C., Ryu, K., Badmaev, A., Patil, N., Lin, A., Mitra, S., Wong, H. P., Zhou, C.
2008; 93 (3)
 - **The search for alternative computational paradigms** *IEEE DESIGN & TEST OF COMPUTERS*
Shanbhag, N. R., Roychowdhury, J., Mitra, S., Jones, D., de Veciana, G., Orshansky, M., Rabaey, J. M., Marculescu, R.
2008; 25 (4): 334-343
 - **The search for alternative computational paradigms** *IEEE DESIGN & TEST OF COMPUTERS*
Shanbhag, N. R., Roychowdhury, J., Mitra, S., Jones, D., de Veciana, G., Orshansky, M., Rabaey, J. M., Marculescu, R.
2008; 25 (4): 334-343
 - **A joint search for gravitational wave bursts with AURIGA and LIGO** *CLASSICAL AND QUANTUM GRAVITY*
Baggio, L., Bignotto, M., Bonaldi, M., Cerdonio, M., De Rosa, M., Falferi, P., Fattori, S., Fortini, P., Giusfredi, G., Inguscio, M., Liguori, N., Longo, S., Marin, et al
2008; 25 (9)
 - **Historical perspective on scan compression** *IEEE DESIGN & TEST OF COMPUTERS*
Kapur, R., Mitra, S., Williams, T. W.
2008; 25 (2): 114-120
 - **Historical perspective on scan compression** *IEEE DESIGN & TEST OF COMPUTERS*
Kapur, R., Mitra, S., Williams, T. W.
2008; 25 (2): 114-120
 - **CASP: Concurrent Autonomous chip self-test using Stored test Patterns** *Design, Automation and Test in Europe Conference and Exhibition (DATE 08)*
Li, Y., Makar, S., Mitra, S.
IEEE.2008: 764–769
 - **Globally optimized robust systems to overcome scaled CMOS reliability challenges**
Mitra, S., IEEE
IEEE.2008: 820-825
 - **CASP: Concurrent Autonomous chip self-test using Stored test Patterns**
Li, Y., Makar, S., Mitra, S., IEEE
IEEE.2008: 764-+
 - **Circuit failure prediction for robust system design in scaled CMOS**

Mitra, S., IEEE, E.
IEEE, ELECTRON DEVICES SOC & RELIABILITY GROUP.2008: 524-+

- **Soft error resilient system design through error correction**
Mitra, S., Zhang, M., Seifert, N., Mak, T. M., Kim, K.
edited by DeMicheli, G., Mir, S., Reis, R.
SPRINGER.2008: 143-+
- **Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Circuits**
Zhang, J., Patil, N., Mitra, S.
2008
- **Imperfection-Immune Carbon Nanotube VLSI Logic Circuits**
Mitra, S., Patil, N., Zhang, J.
2008
- **Soft Errors: System Effects, Protection Techniques and Case Studies** *Design Automation and Test in Europe*
Mitra, S., Sanda, P.
2008
- **Historical Perspective of Scan Compression** *IEEE Design and Test of Computers*
Kapur, R., Mitra, S., Williams, T., W.
2008
- **Soft Errors: Technology Trends, System Effects and Protection Techniques**
Mitra, S., Sanda, P., Seifert, N.
2008
- **Design Methods for Misaligned and Mis-positioned Carbon-Nanotube-Immune Circuits** *IEEE Trans. Computer-Aided Design*
Patil, N., Deng, J., Lin, A., Wong, H., S.P., Mitra, S.
2008
- **Globally Optimized Robust Systems to Overcome Scaled CMOS Challenges**
Mitra, S.
2008
- **Optimized Circuit Failure Prediction for Aging: Practicality and Promise**
Mitra, S., Agarwal et al., M.
2008
- **A Low-overhead Fault Tolerance Scheme for TSV-based 3D Network-on-Chip Links**
Mitra, S., Loi et al., I.
2008
- **Soft Errors: System Effects, Protection Techniques and Case Studies**
Mitra, S., Sanda, P.
2008
- **VAST: Virtualization Assisted Concurrent Autonomous Self-Test**
Inoue, H., Li, Y., Mitra, S.
2008
- **In Search of Alternative Computational Paradigms** *IEEE Design and Test of Computers*
Shanbhag, N., Mitra, S., de Veciana, G., Orshansky, M., Marculescu, R., Roychowdhury, J.
2008
- **Gate-oxide early life failure prediction** *26th IEEE VLSI Test Symposium*
Chen, T. W., Kim, K., Kim, Y. M., Mitra, S.
IEEE COMPUTER SOC.2008: 111-118

- **IFRA: Instruction Footprint Recording and Analysis for post-silicon bug localization in processors** *45th ACM/IEEE Design Automation Conference*
Park, S., Mitra, S.
IEEE.2008: 373–378
- **Integrated wafer-scale growth and transfer of directional carbon nanotubes and misaligned-carbon-nanotube-immune logic structures** *Symposium on VLSI Technology*
Patil, N., Lin, A., Myers, E. R., Wong, H. P., Mitra, S.
IEEE.2008: 205–206
- **Soft error resilient system design through error correction** *14th International Conference on Very Large Scale Integration of System on Chip*
Mitra, S., Zhang, M., Seifert, N., Mak, T. M., Kim, K. S.
SPRINGER.2008: 143–156
- **Circuit failure prediction for robust system design in scaled CMOS** *46th Annual IEEE International Reliability Physics Symposium*
Mitra, S.
IEEE, ELECTRON DEVICES SOC & RELIABILITY GROUP.2008: 524–531
- **Globally optimized robust systems to overcome scaled CMOS reliability challenges** *Design, Automation and Test in Europe Conference and Exhibition (DATE 08)*
Mitra, S.
IEEE.2008: 820–825
- **Integrated wafer-scale growth and transfer of directional carbon nanotubes and misaligned-carbon-nanotube-immune logic structures** *Symposium on VLSI Technology*
Patil, N., Lin, A., Myers, E. R., Wong, H. P., Mitra, S.
IEEE.2008: 159–160
- **Design guidelines for metallic-carbon-nanotube-tolerant digital logic circuits** *Design, Automation and Test in Europe Conference and Exhibition (DATE 08)*
Zhang, J., Patil, N. P., Mitra, S.
IEEE.2008: 888–893
- **Application-dependent delay testing of FPGAs** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Tahoori, M. B., Mitra, S.
2007; 26 (3): 553-563
- **Macro-model for post-breakdown 90nm and 130nm transistors and its applications in predicting chip-level function failure after ESD-CDM events** *45th Annual IEEE International Reliability Physics Symposium*
Chen, T. W., Ito, C., Loh, W., Wang, W., Mitra, S., Duttona, R. W.
IEEE.2007: 78–85
- **California scan architecture for high quality and low power testing**
Cho, K., Mitra, S., McCluskey, E. J., IEEE
IEEE.2007: 687-696
- **Circuit failure prediction and its application to transistor aging**
Agarwal, M., Paul, B. C., Zhang, M., Mitra, S., IEEE COMPUTER SOC
IEEE COMPUTER SOC.2007: 277-+
- **Erratic bit errors in latches**
Relangi, P., Mitra, S., IEEE
IEEE.2007: 445-+
- **Macro-model for post-breakdown 90nm and 130nm transistors and its applications in predicting chip-level function failure after ESD-CDM events**
Chen, T., Ito, C., Loh, W., Wang, W., Mitra, S., Duttona, R. W., IEEE
IEEE.2007: 78-+
- **Circuit failure prediction to overcome scaled CMOS reliability challenges**

Mitra, S., Agarwal, M., IEEE
IEEE.2007: 1000-1002

- **Built-in soft error resilience for robust system design**
Mitra, S., Zhang, M., Seifert, N., Mak, T. M., Kim, K., IEEE
IEEE.2007: 263-+
- **Verification-guided soft error resilience** *Design, Automation and Test in Europe Conference and Exhibition (DATE 07)*
Seshia, S. A., Li, W., Mitra, S.
IEEE.2007: 1442-1447
- **Soft Errors: Technology Trends, System Effects and Protection Techniques**
Mitra, S., Sanda, P., Lesea, A.
2007
- **Design of Imperfection-Immune Carbon Nanotube Field Effect Transistor Circuits**
Patil, N., Deng, J., Mitra, S., Wong, H., S.P.
2007
- **Verification Guided Soft Error Resilience**
Seshia, S., Li, W., Mitra, S.
2007
- **California Scan: A Scan Architecture to Utilize Don't Care Bits in Test Patterns**
Cho, K., Y., Mitra, S., McCluskey, E., J.
2007
- **Marco-model for Post-breakdown 90nm and 130nm Transistors and its Applications in Predicting Chip-level Function Failure after ESD-CDM Events**
Chen, T., W., Ito, C., Loh, W., Wang, W., Mitra, S., Dutton, R., W.
2007
- **Soft Errors: Technology Trends, System Effects and Protection Techniques**
Mitra, S., Sanda, P., Seifert, N.
2007
- **Carbon Nanotube Transistor Circuits: Circuit-level Performance Benchmarking and Design Options for Living with Imperfections**
Deng, J., Patil, N., Ryu, K., Badmaev, A., Zhou, C., Mitra, S.
2007
- **Erratic bit errors in latches** *45th Annual IEEE International Reliability Physics Symposium*
Relangi, P., Mitra, S.
IEEE.2007: 445-451
- **California scan architecture for high quality and low power testing** *IEEE International Test Conference*
Cho, K. Y., Mitra, S., McCluskey, E. J.
IEEE.2007: 687-696
- **Circuit failure prediction enables robust system design resilient to aging and wearout** *13th IEEE International On-Line Testing Symposium*
Mitra, S.
IEEE COMPUTER SOC.2007: 123-123
- **Automated design of misaligned-carbon-nanotube-immune circuits** *44th ACM/IEEE Design Automation Conference*
Patil, N., Deng, J., Wong, H. P., Mitra, S.
IEEE.2007: 958-961
- **Built-in soft error resilience for robust system design** *IEEE International Conference on Integrated Circuit Design and Technology*
Mitra, S., Zhang, M., Seifert, N., Mak, T. M., Kim, K. S.
IEEE.2007: 263-268

- **Circuit failure prediction and its application to transistor aging** *25th IEEE VLSI Test Symposium*
Agarwal, M., Paul, B. C., Zhang, M., Mitra, S.
IEEE COMPUTER SOC.2007: 277–284
- **Soft errors: Technology trends, system effects, and protection techniques** *13th IEEE International On-Line Testing Symposium*
Mitra, S., Sanda, P., Seifert, N.
IEEE COMPUTER SOC.2007: 4–4
- **Circuit failure prediction to overcome scaled CMOS reliability challenges** *IEEE International Test Conference*
Mitra, S., Agarwal, M.
IEEE.2007: 1000–1002
- **Sequential element design with built-in soft error resilience** *IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS*
Zhang, M., Mitra, S., Mak, T. M., Seifert, N., Wang, N. J., Shi, Q., Kim, K. S., Shanbhag, N. R., Patel, S. J.
2006; 14 (12): 1368-1378
- **XPAND: An efficient test stimulus compression technique** *IEEE TRANSACTIONS ON COMPUTERS*
Mitra, S., Kim, K. S.
2006; 55 (2): 163-173
- **How to safeguard your sensitive data** *25th IEEE Symposium on Reliable Distributed Systems*
Mungamuru, B., Garcia-Molina, H., Mitra, S.
IEEE COMPUTER SOC.2006: 199–211
- **Test compression for FPGAs**
Tahoori, M. B., Mitra, S., IEEE
IEEE.2006: 540-+
- **Signature analyzer design for yield learning support**
Patil, N. P., Mitra, S., Lumetta, S. S., IEEE
IEEE.2006: 255-+
- **Combinational logic soft error correction**
Mitra, S., Zhang, M., Waqas, S., Seifert, N., Gill, B., Kim, K., IEEE
IEEE.2006: 824-+
- **How to safeguard your sensitive data**
Mungamuru, B., Garcia-Molina, H., Mitra, S.
edited by Kawada, S.
IEEE COMPUTER SOC.2006: 199-211
- **Radiation-induced soft error rates of advanced CMOS bulk devices** *44th Annual IEEE International Reliability Physics Symposium*
Seifert, N., Slankard, P., Kirsch, M., Narasimham, B., Zia, V., Brookreson, C., Vo, A., Mitra, S., Gill, B., Maiz, J.
IEEE.2006: 217–225
- **Comparison of Test Metrics: Stuck-at, N-Detect and Gate-Exhaustive**
Guo, R., Mitra, S., Lee, J., Sivaraj, S., Ameen, M.
2006
- **Soft Errors: Technology Trends, System Effects and Protection Techniques**
Mitra, S., Sanda, P., Seifert, N.
2006
- **XPAND: An Efficient Test Stimulus Compression Technique** *IEEE Trans. Computers, Special Issue on System-on-Chip Design and Test*
Mitra, S., Kim, K., S.
2006
- **Radiation Induced Soft Error Rates of Advanced CMOS Bulk Devices**
Seifert, N., Slankard, P., Kirsch, M., Narasimham, B., Zia, V., Brookreson, C., Mitra, S.

2006

- **Designing Circuits with Carbon Nanotubes: Open Questions and Some Directions**
Deng, J., Patil, N., P., Mitra, S., Wong, H., S.P.
2006
- **Test compression for FPGAs** *IEEE International Test Conference*
Tahoori, M. B., Mitra, S.
IEEE.2006: 540–548
- **Signature analyzer design for yield learning support** *IEEE International Test Conference*
Patil, N. P., Mitra, S., Lumetta, S. S.
IEEE.2006: 255–264
- **Combinational logic soft error correction** *IEEE International Test Conference*
Mitra, S., Zhang, M., Waqas, S., Seifert, N., Gill, B., Kim, K. S.
IEEE.2006: 824–832
- **Soft error resilient system design through error correction** *International Conference on Very Large Scale Integration and System-on-Chip*
Mitra, S., Zhang, M., Seifert, N., Mak, T. M., Kim, K. S.
IFIP-INT FEDERATION INFORMATION PROCESSING.2006: 332–337
- **Application-independent testing of FPGA interconnects** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Tahoori, M. B., Mitra, S.
2005; 24 (11): 1774-1783
- **X-tolerant test response compaction** *10th IEEE European Test Symposium (ETS 2005)*
Mitra, S., Mitzenmacher, M., Lumetta, S. S., Patil, N.
IEEE COMPUTER SOC.2005: 566–74
- **Carbon nanotube synthesis, characteristics, and microbattery applications** *3rd Conference on Thin Films and Nanomaterials for Energy Conversion and Storage*
Zhang, Z. J., Dewan, C., Kothari, S., Mitra, S., Teeters, D.
ELSEVIER SCIENCE SA.2005: 363–68
- **Optimized reseeding by seed ordering and encoding** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Al-Yamani, A. A., Mitra, S., McCluskey, E. J.
2005; 24 (2): 264-270
- **Robust system design with built-in soft-error resilience** *COMPUTER*
Mitra, S., Seifert, N., Zhang, M., Shi, Q., Kim, K. S.
2005; 38 (2): 43-?
- **Response compaction with any number of unknowns using a new LFSR architecture** *42nd Design Automation Conference*
Volkerink, E. H., Mitra, S.
IEEE COMPUTER SOC.2005: 117–122
- **Gate Exhaustive Testing**
Cho, K., Y., Mitra, S., McCluskey, E., J.
2005
- **Enabling Yield Analysis with X-Compact**
Stanojevic, Z., Guo, R., Mitra, S., Venkataraman, S.
2005
- **Robust System Design from Unreliable Components**
Mitra, S., Spainhower, L., Narayanan, V., Xie, Y.
2005

- **Fault Diagnosis with X-Compact**
Stanojevic, Z., Guo, R., Mitra, S., Venkataraman, S.
2005
- **Logic Soft Errors in Sub-65nm Technologies: Design and CAD Challenges**
Mitra, S., Karnik, T., Seifert, N., Zhang, M.
2005
- **Recent Advances in Hardware-Level Reliability Support for Transient Errors** *IEEE MICRO, Special Issue on the Reliability-Aware Microarchitectures*
Iyer, R., K., Nakka, N., Kalbarczyk, Z., Mitra, S.
2005
- **Logic Soft Errors: A Major Barrier to Robust Platform Design**
Mitra, S., Zhang, M., Mak, T., M., Seifert, N., Zia, V., Kim, K., S.
2005
- **Application Independent Testing of FPGA Interconnects** *IEEE Trans. CAD*
Tahoori, M., Mitra, S.
2005
- **Robust System Design with Built-In Soft Error Resilience** *IEEE Computer*
Mitra, S., Seifert, N., Zhang, M., Shi, Q., Kim, K., S.
2005; 38 (2): 43-52
- **Testing Nanometer Integrated Circuits: Myths, Reality and the Road Ahead**
Mitra, S., Blanton, S.
2005
- **DFT Assisted Built-In Soft Error Resilience**
Mak, T., M., Mitra, S., Zhang, M.
2005
- **Built-In Soft Error Resilience Techniques**
Mitra, S.
2005
- **Built-In Soft Error Resilience Structures**
Mitra, S., Kim, K., S., Mak, T., M., Seifert, N., Shipley, P., Zhang, M.
2005
- **Gate Exhaustive Testing**
Cho, K., Y., Mitra, S., McCluskey, E., J.
2005
- **Enabling Yield Analysis with X-Compact**
Stanojevic, Z., Guo, R., Mitra, S., Venkataraman, S.
2005
- **Robust System Design from Unreliable Components**
Mitra, S., Spainhower, L., Narayanan, V., Xie, Y.
2005
- **Efficient design diversity estimation for combinational circuits** *IEEE TRANSACTIONS ON COMPUTERS*
Mitra, S., Saxena, N. R., McCluskey, E. J.
2004; 53 (11): 1483-1492
- **Reconfigurable architecture for autonomous self-repair** *IEEE DESIGN & TEST OF COMPUTERS*
Mitra, S., Huang, W. J., Saxena, N. R., Yu, S. Y., McCluskey, E. J.
2004; 21 (3): 228-240

- **Techniques and algorithms for fault grading of FPGA interconnect test configurations** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Taboori, M. B., Mitra, S.
2004; 23 (2): 261-272
- **Speed clustering of integrated circuits** *35th International Test Conference*
Brand, K. A., Mitra, S., Volkerink, E., McCluskey, E. J.
IEEE.2004: 1128–1137
- **ELF-Murphy data on defects and test sets** *22nd IEEE VLSI Test Symposium*
McCluskey, E. J., Al-Yamani, A., Li, J. C., Tseng, C. W., Volkerink, E., Ferhani, F. F., Li, E., Mitra, S.
IEEE COMPUTER SOC.2004: 16–22
- **Delay defect screening using process monitor structures** *22nd IEEE VLSI Test Symposium*
Mitra, S., Volkerink, E., McCluskey, E. J., Eichenberger, S.
IEEE COMPUTER SOC.2004: 43–48
- **ELF-MURPHY Data on Defects and Test Sets**
McCluskey, E., J., Mitra et al., S.
2004
- **Elimination of System Test from Production Test Flow**
Johnson, P., Wu, D., Mitra, S., Venkataraman, S.
2004
- **Defect and Fault Tolerance for Reconfigurable Molecular Computing**
Tahoori, M., Mitra, S.
2004
- **Delay Defect Screening using Process Monitor Structures**
Mitra, S., Volkerink, E., McCluskey, E., J., Eichenberger, S.
2004
- **Xpand + X-Compact: What did we Learn?**
Mitra, S., Kim, K., S.
2004
- **Fault-Tolerance** *Encyclopedia on Computer Science and Engineering*
McCluskey, E., J., Mitra, S.
CRC Press.2004: 1
- **XPAND: Test Stimulus Compression for Intel Designs**
Mitra, S., Kim, K., S.
2004
- **X-Compact: An Efficient Response Compaction Technique** *IEEE Trans. Computer-Aided Design*
Mitra, S., Kim, K., S.
2004; 23 (3): 421-432
- **Defect and fault tolerance of reconfigurable molecular computing** *12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines*
Tahoori, M. B., Mitra, S.
IEEE COMPUTER SOC.2004: 176–185
- **Interconnect delay testing of designs on programmable logic devices** *35th International Test Conference*
Tahoori, M. B., Mitra, S.
IEEE.2004: 635–644
- **X-tolerant signature analysis** *35th International Test Conference*
Mitra, S., Lumetta, S. S., Mitzenmacher, M.

IEEE.2004: 432–441

- **Test data compression** *IEEE DESIGN & TEST OF COMPUTERS*
McCluskey, E. J., Burek, D., Koenemann, B., Mitra, S., Patel, J., Rajski, J., Waicukauski, J.
2003; 20 (2): 76-87
- **Efficient seed utilization for reseeding based compression** *21st IEEE VLSI Test Symposium*
Volkerink, E. H., Mitra, S.
IEEE COMPUTER SOC.2003: 232–237
- **XMAX: X-Tolerant Architecture for Maximal Test Compression**
Mitra, S., Kim, K., S.
2003
- **Design for Guaranteed Test Stimulus Compression**
Mitra, S., Kim, K., S., Parrish, G., C.
2003
- **Analysis of X-Compact for Intel ASIC Designs**
Mitra, S., Kallepalli, S., Kim, K., S.
2003
- **H-DFT: A Hybrid DFT Architecture for Low-Cost High Quality Structural Testing**
Wu, D., Lin, M., Mitra et al., S.
2003
- **Soft Errors in Digital Logic**
Mitra, S., Nguyen, H., Tam, N., Kim, K., S.
2003
- **Robust System Design** *Hotchips*
Mitra, S.
2003
- **Delay Defect Characteristics and Testing Strategies** *IEEE Design and Test of Computers, Special Issue on Speed Test and Speed Binning of Complex ICs*
Kim, K., S., Mitra, S., Ryan, P., G.
2003; 20 (5): 8-16
- **X-codes: Error control with unknowable inputs** *IEEE International Symposium on Information Theory*
Lumetta, S. S., Mitra, S.
IEEE.2003: 102–102
- **Automatic configuration generation for FPGA interconnect testing** *21st IEEE VLSI Test Symposium*
Tahoori, M. B., Mitra, S.
IEEE COMPUTER SOC.2003: 134–139
- **BIST reseeding with very few seeds** *21st IEEE VLSI Test Symposium*
Al-Yamani, A. A., Mitra, S., McCluskey, E. J.
IEEE COMPUTER SOC.2003: 69–74
- **A design diversity metric and analysis of redundant systems** *IEEE TRANSACTIONS ON COMPUTERS*
Mitra, S., Saxena, N. R., McCluskey, E. J.
2002; 51 (5): 498-510
- **(EDI)-I-4: Error detection by diverse data and duplicated instructions** *IEEE TRANSACTIONS ON COMPUTERS*
Oh, N., Mitra, S., McCluskey, E. J.
2002; 51 (2): 180-199
- **Fault grading FPGA interconnect test configurations** *International Test Conference*
Tahoori, M. B., Mitra, S., Toutouchi, S., McCluskey, E. J.

IEEE.2002: 608–617

- **Packet Based Test Vector Compression Techniques**
Volkerink, E., Mitra, S., Khoche, A.
2002
- **ED4I: Error Detection by Diverse Data and Duplicated Instructions** *IEEE Trans. on Computers, Special Issue on Fault-Tolerant Embedded Systems*
Oh, N., S., Mitra, S., McCluskey, E., J.
2002; 51 (2): 180-199
- **Test vector compression using EDA-ATE synergies** *20th IEEE VLSI Test Symposium (VTS 02)*
Khoche, A., Volkerink, E., Rivoir, J., Mitra, S.
IEEE COMPUTER SOC.2002: 97–102
- **Testing digital circuits with constraints** *17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*
Al-Yamani, A. A., Mitra, S., McCluskey, E. J.
IEEE COMPUTER SOC.2002: 195–203
- **Packet-based input test data compression techniques** *International Test Conference*
Volkerink, E. H., Khoche, A., Mitra, S.
IEEE.2002: 154–163
- **Packet Based Test Vector Compression Techniques**
Volkerink, E., Mitra, S., Khoche, A.
2002
- **ED4I: Error Detection by Diverse Data and Duplicated Instructions** *IEEE Trans. on Computers, Special Issue on Fault-Tolerant Embedded Systems*
Oh, N., S., Mitra, S., McCluskey, E., J.
2002; 51 (2): 180-199
- **Test vector compression using EDA-ATE synergies** *20th IEEE VLSI Test Symposium (VTS 02)*
Khoche, A., Volkerink, E., Rivoir, J., Mitra, S.
IEEE COMPUTER SOC.2002: 97–102
- **Testing digital circuits with constraints** *17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*
Al-Yamani, A. A., Mitra, S., McCluskey, E. J.
IEEE COMPUTER SOC.2002: 195–203
- **Packet-based input test data compression techniques** *International Test Conference*
Volkerink, E. H., Khoche, A., Mitra, S.
IEEE.2002: 154–163
- **Diversity techniques for concurrent error detection** *IEEE 2nd International Symposium on Quality Electronic Design (ISQED 2001)*
Mitra, S., McCluskey, E. J.
IEEE COMPUTER SOC.2001: 249–250
- **Fast Run-Time Fault Location for Dependable FPGA Applications**
Huang, W, J., Mitra, S., McCluskey, E., J.
2001
- **An Evaluation of Pseudo-Random Testing for Detecting Real Defects**
Tseng, C., W., Mitra, S., McCluskey, E., J., Davidson, S.
2001
- **Techniques for estimation of design diversity for combinational logic circuits** *International Conference on Dependable Systems and Networks (DSN 2001)*
Mitra, S., Saxena, N. R., McCluskey, E. J.
IEEE COMPUTER SOC.2001: 25–34

- **Design diversity for concurrent error detection in sequential logic circuits** *19th IEEE VLSI Test Symposium (VTS 2001)*
Mitra, S., McCluskey, E. J.
IEEE COMPUTER SOC.2001: 178–183
- **Design of redundant systems protected against common-mode failures** *19th IEEE VLSI Test Symposium (VTS 2001)*
Mitra, S., McCluskey, E. J.
IEEE COMPUTER SOC.2001: 190–195
- **Fast run-time fault location in dependable FPGA-based applications** *DFT/IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*
Huang, W. J., Mitra, S., McCluskey, E. J.
IEEE COMPUTER SOC.2001: 206–214
- **Efficient multiplexer synthesis techniques** *IEEE DESIGN & TEST OF COMPUTERS*
Mitra, S., Awa, L. J., McCluskey, E. J.
2000; 17 (4): 90-97
- **Common-mode failures in redundant VLSI systems: A survey** *IEEE TRANSACTIONS ON RELIABILITY*
Mitra, S., Saxena, N. R., McCluskey, E. J.
2000; 49 (3): 285-295
- **Combinational logic synthesis for diversity in duplex systems** *International Test Conference*
Mitra, S., McCluskey, E. J.
IEEE.2000: 179–188
- **Fault Escapes in Duplex Systems**
Mitra, S., Saxena, N., McCluskey, E., J.
2000
- **Dependable Computing and On-Line Testing in Adaptive and Reconfigurable Systems** *IEEE Design and Test of Computers, Special Issue on Reconfigurable Computing*
Saxena, M., R., Gomez, S., Huang, W., Mitra, S., Yu, S., McCluskey, E., J.
2000; 17 (1): 29-41
- **DUDES: A Fault Abstraction and Collapsing Framework for Asynchronous Circuits**
Shirvani, P., Mitra, S., Ebergen, J., Rocken, M.
2000
- **WORD VOTER: A New Voter Design for Triple Modular Redundant Systems**
Mitra, S., McCluskey, E., J.
2000
- **Efficient Multiplexer Synthesis** *IEEE Design and Test of Computers*
Mitra, S., Avra, L., J., McCluskey, E., J.
2000; 17 (4): 90-97
- **Dependable computing and online testing in adaptive and configurable systems** *IEEE DESIGN & TEST OF COMPUTERS*
Saxena, N. R., Fernandez-Gomez, S., Huang, W. J., Mitra, S., Yu, S. Y., McCluskey, E. J.
2000; 17 (1): 29-41
- **Which concurrent error detection scheme to choose?** *International Test Conference*
Mitra, S., McCluskey, E. J.
IEEE.2000: 985–994
- **An output encoding problem and a solution technique** *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*
Mitra, S., Avra, L. J., McCluskey, E. J.
1999; 18 (6): 761-768
- **A Design Diversity Metric and Reliability Analysis For Redundant Systems**

Mitra, S., Saxena, N., R., McCluskey, E., J.
1999

- **Fault-Tolerance Projects at Stanford CRC**

Shirvani, P., Mitra et al., S.
1999

- **VLSI architecture of a cellular automata machine** *COMPUTERS & MATHEMATICS WITH APPLICATIONS*

Khan, A. R., Choudhury, P. P., Dihidar, K., Mitra, S., Sarkar, P.
1997; 33 (5): 79-94

- **Scan synthesis for one-hot signals** *International Test Conference 1997 (ITC)*

Mitra, S., Avra, L. J., McCluskey, E. J.
IEEE.1997: 714–722

- **An output encoding problem and a solution technique** *1997 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 97)*

Mitra, S., Avra, L. J., McCluskey, E. J.
I E E E, COMPUTER SOC PRESS.1997: 304–307